HS7760KCM02H Renesas Electronics America, HS7760KCM02H Datasheet
HS7760KCM02H
Specifications of HS7760KCM02H
Related parts for HS7760KCM02H
HS7760KCM02H Summary of contents
Page 1
To our customers, Old Company Name in Catalogs and Other Documents st On April 1 , 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the ...
Page 2
All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm ...
Page 3
... SuperH™ Family E10A Emulator Additional Document for User’s Manual SH7760 E10A HS7760KCM02HE Renesas Microcomputer Development Environment System SuperH™ Family / SH7760 Series Specific Guide for the SH7760 E10A Emulator Rev.1.0 2003.12 ...
Page 4
Cautions Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may ...
Page 5
Section 1 Connecting the Emulator with the User System ............................... 1 1.1 Components of the Emulator ............................................................................................1 1.2 Connecting the E10A Emulator with the User System .....................................................4 1.3 Installing the H-UDI Port Connector on the User System ................................................5 1.4 Pin ...
Page 6
ii ...
Page 7
Section 1 Connecting the Emulator with the User System 1.1 Components of the Emulator The SH7760 E10A emulator supports the SH7760. Table 1.1 lists the components of the emulator. 1 ...
Page 8
... Table 1.1 Components of the Emulator (HS7760KCM01H, HS7760KCM02H, HS7760KCI01H, or HS7760KCI02H) Classi- fication Component Hard- Card emulator ware User system interface cable Ferrite core (connected with the user interface cable) Soft- SH7760 E10A emulator setup ware program, TM SuperH Family E10A Emulator User’s ...
Page 9
For EMI countermeasure, use the ferrite core by connecting the user interface cable. When the user interface cable is connected with the emulator or user system, connect the ferrite core in the user system as shown in figure 1.1. Host ...
Page 10
... Table 1.2 shows the type number of the E10A emulator, the corresponding connector type, and the use of AUD function. Table 1.2 Type Number, AUD Function, and Connector Type Type Number HS7760KCM02H, HS7760KCI02H HS7760KCM01H, HS7760KCI01H The H-UDI port connector has the 36-pin and 14-pin types as described below. Use them according to the purpose of the usage. ...
Page 11
Installing the H-UDI Port Connector on the User System Table 1.3 shows the recommended H-UDI port connectors for the emulator. Table 1.3 Recommended H-UDI Port Connectors Connector Type Number 36-pin connector DX10M-36S DX10M-36SE, DX10G1M-36SE 14-pin connector 2514-6002 Note: When ...
Page 12
Pin Input/ Signal *1 No. Output 1 AUDCK Output 2 GND 3 AUDATA0 Output 4 GND 5 AUDATA1 Output 6 GND 7 AUDATA2 Output 8 GND 9 Output AUDATA3 10 GND *2 11 /AUDSYNC Output 12 GND ...
Page 13
Input/ Pin No. Signal Output* 1 TCK Input 2 2* Input /TRST 3 TDO Output 2 4* /ASEBRK I/O BRKACK 5 TMS Input 6 Input TDI 2 7* /RESET Output 11 N. GND ...
Page 14
Recommended Circuit for Connection between the H-UDI Port Connector and the MPU 1.5.1 Recommended Circuit for Connection (36-Pin Type) Figure 1.4 shows a recommended circuit for connection between the H-UDI port connector (36 pins) and the MPU. Notes: 1. ...
Page 15
H-UDI port connector (36-pin type GND AUDCK 4 3 GND AUDATA0 5 6 AUDATA1 GND 7 8 GND AUDATA2 10 9 GND AUDATA3 12 11 GND AUDSYNC 14 13 N.C. GND 16 15 N.C. GND 18 17 TCK ...
Page 16
Recommended Circuit for Connection (14-Pin Type) Figure 1.5 shows a recommended circuit for connection between the H-UDI port connector (14 pins) and the MPU. Notes not connect anything to the N.C. pin of the H-UDI port connector. ...
Page 17
Section 2 Specifications of the SH7760 E10A Emulator’s 2.1 Differences between the SH7760 and the Emulator 1. When the emulator system is initiated, it initializes the general registers and part of the control registers as shown in table 2.1. The ...
Page 18
Low-Power States (Sleep, Standby, and Module Standby) For low-power consumption, the SH7760 has sleep, standby, and module standby modes. The sleep and standby modes are switched using the SLEEP instruction. When the emulator is used, the sleep and standby ...
Page 19
Interrupt When the NMIB bit in the ICR register is 1, the NMI interrupt is accepted during break and the program is executed from the NMI interrupt vector. If the program cannot return normally from the NMI interrupt routine ...
Page 20
... Information in [JTAG clock] of the [Configuration] dialog box cannot be recovered by loading sessions. Thus the TCK value will be as follows: When HS7760KCI01H or HS7760KCI02H is used: TCK = 1.031 MHz When HS7760KCM01H or HS7760KCM02H is used: TCK = 0.937 MHz 16. [IO] Window Display and modification Do not change values of the User Break Controller because it is used by the emulator. ...
Page 21
... Emulator Driver Selection Table 2.4 shows drivers which are selected in the [E10A Driver Details] dialog box. Table 2.4 Type Number and Driver Type Number HS7760KCM01H HS7760KCI01H HS7760KCM02H HS7760KCI02H Driver E10A PC Card Driver 3 E10A PCI Card Driver 3 E10A PC Card Driver 4 E10A PCI Card Driver 4 ...
Page 22
Break Condition Functions In addition to BREAKPOINT functions, the emulator has Break Condition functions. Eight types of conditions can be set (Break Condition 1,2,3,4,5,6,7,8). Break Condition 5,6 use the user break controller (UBC). Table 2.5 lists these conditions of ...
Page 23
Table 2.6 lists the combinations of conditions that can be set under Break Condition Table 2.6 Dialog Boxes for Setting Break Conditions [Break Condition 1,5] Dialog Box Address bus condition (Address) Data ...
Page 24
Table 2.7 Sequential Break Conditions No. Break Condition 1 Sequential break condition 2-1 2 Sequential break condition 3-2-1 3 Sequential break condition 4-3-2-1 4 Sequential break condition 6-5 Note: Sequential breaks can be specified by the [Configuration] dialog box. Numbers ...
Page 25
... Table 2.9 Type Number and AUD Function Type Number HS7760KCM01H, HS7760KCI01H HS7760KCM02H, HS7760KCI02H AUD Trace Functions: This function is operational when the AUD pin of the device is connected to the emulator. Table 2.10 shows the AUD trace acquisition mode that can be set in each trace function. ...
Page 26
To set the AUD trace acquisition mode, click the [Trace] window with the right mouse button and select [Setting] from the pop-up menu to display the [Acquisition] dialog box. The AUD trace acquisition mode can be set in the [AUD ...
Page 27
Branch Trace Function The branch source and destination addresses and their source lines are displayed. Branch trace can be acquired by selecting the [Branch trace] check box in the [AUD function] group box of the [Trace mode] page. (b) ...
Page 28
... In the SH7760 E10A emulator, when multiple loops are performed to reduce the number of AUD trace displays, only the IP counts up the SH7760 E10A emulator, the maximum number of trace display pointers is as follows: When HS7760KCM02H is used: D'8191 to -0 When HS7760KCI02H is used: D'32767 to -0 However, the maximum number of trace display pointers differs according to the AUD trace information to be output ...
Page 29
Internal Trace Function: This function is activated by selecting the [Internal trace] radio button in the [Trace type] group box of the [Trace mode] page. See figure 2.1, [Trace mode] Page. The internal trace functions are also activated by selecting ...
Page 30
Table 2.11 shows the internal trace functions. Table 2.11 Internal Trace Functions Function Branch instruction trace Continuous trace 24 Description Traces and displays the branch instructions. The branch source address and branch destination address for the eight latest branch instructions ...
Page 31
Table 2.11 Internal Trace Functions (cont) Function Internal I/O trace LDTLB instruction execution trace Notes: 1. When the continuous trace is not used, trace acquisition of the eight latest branch instructions is enabled interrupt is generated at ...
Page 32
When the [Acquire continuous trace] check box is selected, and when either the [Get trace information of internal I/O area] radio button (internal I/O trace enabled) or the [Get trace information of LDTLB instruction] radio button is selected (LDTLB ...
Page 33
When the [Normal] option is selected in the [Memory area] group box in the [General] page of the [Configuration] dialog, a BREAKPOINT is set to a physical address or a virtual address according to the SH7760 MMU status during ...
Page 34
An address (physical address) to which a BREAKPOINT is set is determined when the BREAKPOINT is set. Accordingly, even if the VP_MAP table is modified after BREAKPOINT setting, the BREAKPOINT address remains unchanged. When a BREAKPOINT is satisfied with ...
Page 35
Notes on Setting the UBC_MODE Command In the [Configuration] window, if [User] is set while the [UBC mode] list box has been set, the STEP-type commands that use Break Condition 2 for implementation cannot be used. 2.2.8 Performance Measurement ...
Page 36
Figure 2.6 [CPU Performance] Dialog Box Note: For the command line syntax, refer to the online help. The emulator measures how many times the conditions of the user program specified with the performance analysis function are satisfied. For this function, ...
Page 37
Figure 2.7 [Event] Window ([Break condition] Sheet) In this case, break will not occur when the conditions of Break Condition 1 and Break Condition 4 are satisfied. Note: When the range is specified, be sure to set the measurement start ...
Page 38
Table 2.12 Measurement Items Event Keyword Description Operand access count OAR* (read/with cache) Operand access count OAW* (write/with cache) Operand access count OARW* (read and write/with cache) Internal RAM operand OARAM access count All operand access count OA Internal I/O ...
Page 39
Table 2.12 Measurement Items (cont) Event Keyword Description Two-instruction concurrent E2 execution count FPU instruction execution EFP count TRAPA instruction ETR execution count Interrupt count (normal) INT Interrupt count (NMI) NMI UBC-A match count UA UBC-B match count UB Instruction ...
Page 40
Table 2.13 Performance Count Conditions Event Count Condition Instruction cache miss count TLB miss count When the TLB miss is canceled by an exception having a higher priority than that of the TLB miss Instruction fetch count When the instruction ...
Page 41
Counting method One of the following methods can be specified by each of measurement channels 1 and 2. 1. Counted by the CPU operating clock 2. Counted by the ratio of the CPU operating clock to the bus clock ...
Page 42
Note performance counter overflows as a result of measurement, “********” will be displayed. 3. Initializing the measured result To initialize the measured result, select [Initialize] from the popup menu in the [Performance Analysis] window or specify INIT with ...
Page 43
CPU Status Acquisition The emulator can display the SH7760 status during user program execution in realtime. It displays the items selected in the [Extended Monitor Configuration] dialog box in the [Extended Monitor] window during user program execution. The emulator ...
Page 44
Table 2.14 Display Status (cont) Item Example SBTYPE (cont) B’1101 EBTYPE B’0000000 STATUS B’00 38 Description Bit2: Read or write cycle 0: Read cycle 1: Write cycle Bit1,0: Bus width Bit1=0, Bit0=0: 8-bit bus width Bit1=0, Bit0=1: 16-bit bus width ...
Page 45
Table 2.14 Display Status (cont) Item Example Condition match A=0 flag B=0 BC1=0 BC2=0 BC3=0 BC4=0 Condition match A=0 flag for sequential break BC4=0 Description Displays whether the channel A condition of the UBC has been satisfied. When the UBC ...
Page 46
Table 2.14 Display Status (cont) Item Example Condition match BC3=0 flag for sequential break (cont) BC2=0 (a) Window function To use the window function, the [Extended Monitor] window is displayed. Open the [Extended Monitor] window by selecting [Display -> CPU ...
Page 47
The items that have been selected are displayed in the [Extended Monitor] window. Figure 2.10 [Extended Monitor] Window Notes: 1. CPU status acquisition function [Condition match flag]: The Break Condition function clears the condition match flag after a break occurred. ...
Page 48
42 ...
Page 49
TM SuperH Family E10A Emulator Additional Document for User's Manual Specific Guide for the SH7760 E10A Emulator Publication Date: Rev.1.00, December 16, 2003 Published by: Sales Strategic Planning Div. Renesas Technology Corp. Edited by: Technical Documentation & Information Department Renesas ...
Page 50
SuperH™ Family E10A Emulator Additional Document for User’s Manual 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan REJ10B0082-0100H ...