DS21448LDK Maxim Integrated Products, DS21448LDK Datasheet - Page 47
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
DS21448LDK
Manufacturer Part Number
DS21448LDK
Description
KIT DESIGN LIU DS21448L T1/J1/E1
Manufacturer
Maxim Integrated Products
Datasheet
1.DS21448L.pdf
(60 pages)
Specifications of DS21448LDK
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Table 8-D. Boundary Scan Control Bits
BIT
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
64
48
46
67
22
—
—
44
15
17
16
49
—
—
27
63
47
—
21
65
14
45
18
31
—
51
3
4
6
7
9
BGA
G11
A10
A11
B11
B12
D10
D11
D12
E10
E11
E12
F10
F11
F12
G1
G2
G3
G9
A1
A2
A4
A5
A7
A8
B2
B3
B5
B6
B8
B9
D1
D2
D3
D4
D5
D6
D7
D8
D9
E1
E2
E3
E4
E9
F1
F2
F3
F4
F9
PIN
49–51
52–54
19–21
22–24
LQFP
124
102
125
105
128
121
111
28
38
60
71
93
29
41
61
74
94
39
40
57
80
82
47
84
14
34
12
13
79
72
58
33
31
30
81
56
15
83
26
11
73
77
6
9
1
RCL/LOTC2
RCL/LOTC3
BPCLK2
BPCLK3
RRING1
RRING2
RRING3
RRING4
TRING1
TRING2
TRING3
TRING4
D2/AD2
D0/AD0
RPOS3
RPOS2
RNEG2
D3/AD3
D1/AD1
RNEG3
RNEG1
D5/AD5
TVDD2
TNEG3
PBEO3
TPOS3
TPOS2
TPOS1
PBEO2
TVDD3
TVSS2
TVSS3
RCLK3
RCLK2
TCLK3
NAME
RTIP1
RTIP2
RTIP3
RTIP4
TTIP1
TTIP2
TTIP3
TTIP4
VDD3
VSS3
VDD2
VSS2
CS2
CS3
I/O
I/O
I/O
I/O
I/O
I/O
—
—
—
—
—
—
—
—
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
47 of 60
(Note 1)
(Note 2)
BIT
54
56
42
23
26
52
58
57
43
11
33
20
50
53
60
41
19
32
37
25
39
38
28
13
62
59
24
35
30
36
40
29
12
—
—
—
—
—
—
—
—
—
—
8
2
1
0
5
BGA
G12
H10
H11
H12
K10
K11
K12
L10
L11
L12
J10
M1
M2
M3
M4
M5
H1
H2
H3
H4
H9
K1
K2
K3
K4
K5
K7
K8
K9
L1
L2
L3
L5
L6
L7
L8
L9
—
J1
J2
J3
J4
J5
J6
J7
J8
J9
—
PIN
115–117
118–120
LQFP
88–90
85–87
127
122
109
110
123
114
126
107
112
106
103
113
66
92
27
76
64
65
35
91
18
78
75
62
95
36
10
98
97
16
59
63
43
42
96
32
17
48
44
7
8
2
TXDIS/TEST
RCL/LOTC4
RCL/LOTC1
WR (R/W)
ALE (AS)
BPCLK1
BPCLK4
BUScntl
RD (DS)
D6/AD6
D4/AD4
D7/AD7
TNEG1
RPOS1
PBEO1
PBEO4
RPOS4
TNEG4
TNEG2
RCLK1
TVDD1
RCLK4
TVSS1
INTcntl
TCLK2
JTRST
TVSS4
TCLK4
TCLK1
JTCLK
NAME
MCLK
SCLK
VDD4
VDD1
JTMS
VSS4
HRST
VSS1
BIS0
CS1
CS4
SDI
INT
A0
A2
A1
A4
A3
I/O
I/O
I/O
I/O
I/O
—
—
—
—
—
—
—
—
—
O
O
O
O
O
O
O
O
O
O
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I