z86230 ZiLOG Semiconductor, z86230 Datasheet
z86230
Available stocks
Related parts for z86230
z86230 Summary of contents
Page 1
... Z86230 A V DVANCED NTSC L AND P P RELIMINARY PS000400-TVC0499 ZiLOG W H ORLDWIDE EADQUARTERS T : 408.558.8500 • 408.558.8300 • I ELEPHONE AX B IOLENCE LOCKING 21 XDS INE S RODUCT PECIFICATION • 910 • C AMILTON VENUE AMPBELL : :// NTERNET HTTP WWW , CA 95008 .Z LOG. I COM ...
Page 2
... RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights. 2 Z86230—PRELIMINARY PS000400-TVC0499 ...
Page 3
... ERIAL ORT OMMANDS WRITE AND OMMANDS Z86230 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 RITING TO THE EGISTERS EGISTERS UMMARY ...
Page 4
... Z86230—PRELIMINARY PS000400-TVC0499 ...
Page 5
... US OMMAND ERIAL IMING TANDARD EST OAD Z86230 EFERENCE IRCUIT PCB D Z86230 R ESIGN OF EFERENCE DIP EAD ACKAGE IAGRAM SOIC P D ...
Page 6
... Z86230—PRELIMINARY PS000400-TVC0499 ...
Page 7
... ONTENT DVISORY ATINGS ELECT LOCKING ONTROL EGISTER XDS ATA XTRACTION XAMPLE Z86230 UMMARY OF ONTROL OMMANDS S Z86230 I R UMMARY OF NTERNAL EGISTERS MPAA ATRIX SE ONTENT DVISORY ARENTAL UIDELINES ATRIX ANADIAN NGLISH ATRIX ...
Page 8
... T 39. ABLE T 40. ABLE T 41. ABLE 8 HIN/XIN IGNAL NPUT INE NPUT ARAMETERS ECOMMENDED OMPONENT ALUES Z86230—PRELIMINARY — EFERENCE IRCUIT PS000400-TVC0499 ...
Page 9
... LOCK IAGRAM AND PERATIONAL The Z86230 is designed to process XDS data of the television VBI. The device requires both a Composite Video and a horizontal timing signal ( Several passive components are required for proper operation. Commands are input to enable the decoder to process and control the V-Chip response to the XDS Content Advisory packet. The Z86230 can also be confi ...
Page 10
... FEW PG H Lock MSYNC STG SYNC Slicer Data Bus VW O/S OSC DCLK Control I Dr & MUX CLK DIV V ( Z86230—PRELIMINARY IAGRAM AND PERATIONAL VERVIEW RREF V/I Ref POR Ckt NC NC Addr Bus Command Processor Address Decoder RAM CCLK DCLK CW ...
Page 11
... D LOCK IAGRAM AND 1.1.1 Input Signals The Composite Video input should be a signal which is nominally 1.0 Volt p-p, with sync tips negative and band limited to 600 kHz. The Z86230 operates with an input level variation of ±3 dB. The HIN/XIN (VCO) close to the required operating frequency. 1.1.2 Video Input Signal Processing The Composite Video input is AC-coupled to the device where the sync tip is internally clamped to a fi ...
Page 12
... The busy bit in the status byte indicates if the 1.1.7 Voltage/Current Reference The Voltage/Current reference circuit uses an externally connected resistor to establish the reference levels that are used throughout the Z86230. For a minimal investment, the use of an external resistor can also provide improved internal pre- cision ...
Page 13
... XTAL circuit. In HIN mode, the X pin connect (NC). OUT Input Capable of being tied to an RESET signal if a Power-On Reset action is required. RESET must be held Low(0) for at least 100ns; otherwise, the pin must be tied HIGH(1). Z86230—PRELIMINARY ESCRIPTIONS NC 18 INTRO 17 ...
Page 14
... AC-coupled through a 0.1 µF capacitor and driven by a source impedance of 470 ohms or less. Output Sync slice level. A 0.1 µmF capacitor must be tied between this pin and analog ground V (A). This capacitor stores the sync slice SS level voltage. Z86230—PRELIMINARY O O PERATIONAL VERVIEW C1 10pF R1 Y1 22M ...
Page 15
... This pin acts as an input pin for the serial clock 2 signal from the I expected to be within I N/A No Connect Output This pin provides an interrupt signal to the master control device in accordance with the settings in the Interrupt Mask Register. N/A No Connect Z86230—PRELIMINARY ESCRIPTIONS (A LPF C5 8 CSYNC pins ...
Page 16
... VBI D P ATA ROCESSING The Z86230 extracts the XDS data in Line 21 of the incoming video. Processing includes: 1. Extracting XDS data from the input video. 2. Outputting the V-Chip Program Blocking signal (PB). 3. Outputting the XDS data through the serial port (raw or filtered). ...
Page 17
... S ETUP AND 3 ETUP AND PERATIONAL The Z86230 is fully programmable through its flexible I port. The following tables provide a partial list of User-Programmable Features and Default Conditions upon ABLE Feature Video Standard VCO Lock H Lock XDS Data Output Contents Advisory Rating Select ...
Page 18
... When the address is the slave address is The Z86230 can receive or transmit data under control of the master device. Com- munication is initiated when the master device sends the lowed by the Z86230 Slave Address The Z86230 responds with an Acknowledge. ...
Page 19
... The data ( Data. , SCLK MSB edge of SCLK Communication with the Z86230 is initiated when the master device sends the Z86230 slave address following a single, seven-bit slave address. The Z86230 responds with an Acknowledge. The eighth bit of the slave address is driven High for operations. WRITE 2 4 ...
Page 20
... Command Descriptions Bank 0 A general-purpose bank used to read the Z86230-defined internal registers. The register to be read from Bank 0 is set up manually using the READ SELECT commands, RDS1 and RDS2. These commands load the selected data byte (or pair of bytes) into the first location(s) of Bank 0, and set the DAV bit to indicate the availability of data ...
Page 21
... O US PERATION All READ set multiple-byte condition. If the START attempt to read any data bytes or the required data can be lost from the Z86230 output registers. The I to acknowledge the received byte. This sequence is repeated until the becomes true. In all OTE most recent byte read from the Z86230 should be acknowledged by the master with a Not Acknowledge (NACK) ...
Page 22
... ERIAL OMMUNICATIONS 4.1.7 STOP Condition A Low-to-High transition of minates all communications. 4.1.8 Acknowledge All address and data words are serially transmitted to and from the Z86230 in eight bit words. A ninth bit time is used for the Acknowledge. The acknowledging device pulls the is returned IGURE ...
Page 23
... NOP ) and can be executed independent of SSR S C ASIC ERIAL OMMANDS Command Code FBh 00h 51H ) Z86230—PRELIMINARY C OMMANDS NOP ) command, because . This sequence can be entered sequence. This activity READ bank 0. Addresses – READ ...
Page 24
... Only Addresses AD00:04 For XDS data recovery, when the XDS Filter Register (see OTE enabled for the required packets, the Z86230 automatically establishes the 2-byte recovery mode and moves the recovered data bytes to the first 2 locations of bank RSD2–R ABLE Bit R/W 5 ...
Page 25
... R EGISTERS 6. CONTROL REGISTERS Information controlling the setup and operation of the Z86230 are maintained in several registers. The user may read or alter the contents of these registers as required. All register diagrams indicated in this section incorporate the following conven- tions, unless otherwise noted: • Read Write Indeterminate, and res = Reserved • ...
Page 26
... Selects Channel Information Class packets for output through the Selects Miscellaneous Class packets for output through the Serial Con- Selects Public Service Class packets for output through the Serial Con- Selects a set of secondary parameters, tabulated below used in – Z86230—PRELIMINARY R S EGISTERS UMMARY and Low selects PAL ...
Page 27
... DDRESS res res dXDS res R/W R/W R/W R/W Active High, indicating that the state of the Active High, indicating that a change in XDS activity has occurred. Reserved. Z86230—PRELIMINARY C R ONTROL EGISTERS Filter Value (s0:s2 –D are all set to 1, all Classes of ...
Page 28
... PG-rated according to the MPAA Ratings standards, and this bit is set to High. D -PG-13 PG-13-rated in MPAA Ratings standards, and this bit is set to High. The Z86230 outputs High on pin 13 when the incoming video program -R. 3 rated according to the MPAA Ratings standards, and this bit is set to High. ...
Page 29
... EGISTERS D -Res. Reserved. This bit must be kept Low(0). 7 The Z86230 outputs Low when a bit in this register is set to Low, and the incoming N : OTE video program possesses the corresponding MPAA Rating. The device outputs High onto pin 13 only when a bit is set to High; it recovers the corresponding MPAA Rating in the incoming video program ...
Page 30
... D -TV-MA-V. 7 gram is TV-MA-V-rated according to the TV Parental Guidelines Ratings stan- dards, and this bit is set to High. The Z86230 outputs Low when a bit in this register is set to Low and the incoming N : OTE video program possesses the corresponding TV Parental Guidelines Rating. The device outputs High onto pin 13 only when a bit is set to High; it recovers the corresponding TV Parental Guidelines Rating in the incoming video program ...
Page 31
... High. Reserved. This bit must be kept Low(0). D -Res. 7 The Z86230 outputs Low when a bit in this register is set to Low and the incoming N : OTE video program possesses the corresponding TV Parental Guidelines Rating. The device outputs High onto pin 13 only when a bit is set to High and it recovers the corresponding TV Parental Guidelines Rating in the incoming video program ...
Page 32
... These bits set the Block Timer which controls the duration of the hold These bits enable the blocking capability. disables blocking ONTENT DVISORY ATINGS ELECT res 18+ 14 R/W R/W R/W Z86230—PRELIMINARY R S EGISTERS UMMARY pin 0Dh) DDRESS 0Eh) ...
Page 33
... High. D -Res. Reserved. This bit must be kept Low(0). 7 The Z86230 outputs Low when a bit in this register is set to Low and the incoming N : OTE video program possesses the corresponding Canadian French Language Rating. The device outputs High onto pin 13 only when a bit is set to High and it recovers the corre- sponding Canadian English Language Rating in the incoming video program ...
Page 34
... D -D -Res The Z86230 outputs Low when a bit in this register is set to Low and the incoming N : OTE video program possesses the corresponding Canadian French Language Rating. The device outputs High onto pin 13 only when a bit is set to High and it recovers the corre- sponding Canadian French Language Rating in the incoming video program ...
Page 35
... XDS data packets are tagged according to a Class/Type system defined by EIA- 608A. The Z86230 can be programmed to filter the XDS data stream to extract only the classes of interest to the application. An additional level of filtering is provided that permits selection of certain groups of packets that are of use in spe- cifi ...
Page 36
... Filtered XDS Data Format Filtered XDS data is output from the Z86230 in the order it is received on Line 21. In other words, think of the Z86230 XDS filter function as creating a new, smaller stream of XDS data packets. This new data stream looks exactly as though the Class and Type specifi ...
Page 37
... XDS D ATA The XDS filters on the Z86230 greatly reduce the amount of Field 2 data passed on to the master device for further processing and interpretation; however, the master device must still interpret the filtered data stream in accordance with EIA- 608A. In other words, only the selected XDS data Class and Type packets are cho- sen. The fi ...
Page 38
... AD00:04. The WRITE commands require 2 bytes to C0h–D1h, XXh execute. The first byte is the WRITE command includes the Z86230 register address (AD00:04) being written. The second byte (XXh) is the data to be written. RBS is 2-byte command to select the READ data FDh, 0Xh bank ...
Page 39
... AP The following matrices demonstrate the program-blocking response of the Z86230. The first column lists the possible entries into the Content Advisory Rat- ing registers. The first row lists the ratings that might be recovered from the received Content Advisory packet. Blocking action is indicated by the black boxes ...
Page 40
... ONTENT DVISORY – Z86230—PRELIMINARY ROGRAM LOCKING R NC- 09h, 0Ah, 0Bh) ATING EGISTER – ...
Page 41
... PS000400-TVC0499 M LOCKING ANADIAN NGLISH ATRIX SE ONTENT ANADIAN RENCH ATRIX SE ONTENT E G 8ans+ Z86230—PRELIMINARY C R ONTROL EGISTERS 0Fh) DVISORY ATING EGISTER G PG 14+ 18 10h ) DVISORY ATING EGISTER 13ans+ 16ans+ 18ans+ 41 ...
Page 42
... Contact your local ZiLOG sales office for further information on these programs. 7.3 IICO P ROGRAM This program sends 1 byte to the Z86230 without checking the status of the bit. The program returns the contents of the Serial Status Register ( command is entered. When the program is active the screen displays: IIC Command Byte > ...
Page 43
... EEG CCD2 Serial Interface Script Player Version x.xx Slave Address is 28h Script File Done The responding slave address is reported to the screen. When all of the commands in the file are successfully sent to the Z86230, the PC returns to the system prompt. The program checks the a command, the reports the contents of the 7 ...
Page 44
... Bit set ext V pulse for pos {C0,00} Set config back to default state {C0,01} Set config register to TVS=1. Changes VBI line to L22 PAL. SI File_name <ENTER> , and exits. program can also be exited by entering a Control+C (^C) character. XDSCAP Z86230—PRELIMINARY S F CRIPT F ILES PS000400-TVC0499 ILES ...
Page 45
... Set XDS filter to all current class {C5,41} Set XDS filter to current, in band class {C5,02} Set XDS filter to all future class {C5,04} Set XDS filter to channel class {C5,08} Set XDS filter for misc. info {C5,28} Set XDS filter time only {C5,9E} Set XDS filter vcr info Z86230—PRELIMINARY D P EMONSTRATION ROGRAMS 45 ...
Page 46
... Ground. Positive current flows into the referenced pin (Figure 7 IGURE From Output Under Test 150 pF 46 ATINGS TANDARD EST OAD +5V 2.1 k 250 µ A Z86230—PRELIMINARY BSOLUTE AXIMUM ATINGS Value Unit –0.5 to 6.0 V –0 +0 –0 +0.5 V ...
Page 47
... Conditions 1.0V p-p ±3 dB Sync tips negative 600 kHz Interlaced 470 ohms Signal must be AC-coupled with a minimum series capacitance of 0.1 µ TANDARD IDEO IGNALS Conditions 200 mV minimum 3H ±0. maximum Z86230—PRELIMINARY E C LECTRICAL HARACTERISTICS Max. Unit 0 0.4 V –2 V 3.0 mA ...
Page 48
... least 3H ±0.5H wide starts at the proper 2H boundary for its field equalizing pulse serrations are present, they must be less than 0.125H in width. The Z86230 functions down signal-to-noise ratio (CCIR-weighted) with one error per row or better at that level. Input ...
Page 49
... Hsync pulse to the midpoint of the rising edge of the first clock run-in cycle.) 3.972 ms, –0.00 µs, +0.30 µs (measure from the midpoint of the falling edge of the most recent clock run-in cycle to the midpoint of the rising edge of the start bit.) Z86230—PRELIMINARY E C LECTRICAL HARACTERISTICS 49 ...
Page 50
... The recommended schematic, component placement, and PCB layout for a sin- gle-sided DIP design are provided in the following figures. I and XTAL video frequency range is kept to an absolute minimum by running the ground plane underneath the entire Z86230 package length. This design is recommended for both SOIC and DIP package styles. 9 EFERENCE ...
Page 51
... C V ECOMMENDED OMPONENT ALUES FOR Value 470 R4 470 R5 6 0.1 C4 560 C5 0.1 C6 6800 C7 0.068 CA1 0.1 CB1 0.1 L1 bead Y1 32.768 U1 Z86230 Z86230—PRELIMINARY A I PPLICATION NFORMATION Z86230 R C EFERENCE IRCUIT Units µF pF µF pF µF µF µF N/A kHz N/A 51 ...
Page 52
... A I PPLICATION NFORMATION F 9. PCB D IGURE VIDEO 52 Z86230 R C ESIGN OF EFERENCE IRCUIT INTRO NRST 2 SCLK I C SEL SDA VDD(+5V) VSS Z86230—PRELIMINARY R D EFERENCE ESIGNS PS000400-TVC0499 ...
Page 53
... R EFERENCE 10. PACKAGING F 10. 18-L DIP P IGURE EAD ACKAGE F 11. 18-L SOIC P IGURE EAD ACKAGE PS000400-TVC0499 D ESIGNS D IAGRAM D IAGRAM Z86230—PRELIMINARY P ACKAGING 53 ...
Page 54
... Standard Flow, and consists of the codes indicated in the following table. Z 86230 18-Pin SOIC Z8623012SSC Part number Z86230 Z86230, 12-MHz DIP, 0ºC to +70ºC, Plastic ZiLOG prefix Product Number Speed (in MHz) Package Temperature Environmental Flow Z86230—PRELIMINARY P N ...
Page 55
... In addition, ZiLOG cautions that delivery may be uncertain at times, due to start-up yield issues. ZiLOG, Inc. 910 East Hamilton Avenue, Suite 110 Campbell, CA 95008 Telephone (408) 558-8500 FAX 408 558-8300 Internet: http://www.zilog.com PS000400-TVC0499 D ESCRIPTION Z86230—PRELIMINARY P P RECHARACTERIZATION RODUCT 55 ...
Page 56
... C F USTOMER EEDBACK CUSTOMER FEEDBACK FORM Z86230 P S RODUCT PECIFICATION If you experience any problems while operating this product you note any inaccuracies while reading this Product Specification, please copy and complete this form, then mail or fax it to ZiLOG (see Return Information, below). We also ...
Page 57
... CHKSUM class type 2 packet . . . . . . . . . . . . . . . . . . . . 20 class type 3 packet . . . . . . . . . . . . . . . . . . . . 20 Class/Type system . . . . . . . . . . . . . . . . . . . . 35 Clock and Data Transitions . . . . . . . . . . . . . 21 Command Processor . . . . . . . . . . . . . . . . . . 10 PS000400-TVC0499 Commands . . . . . . . . . . . . . . . . . . . . . . . . . 23 Communicating with the Z86230 . . . . . . . . 42 Comp Sync . . . . . . . . . . . . . . . . . . . . . . . . . 10 Composite Video . . . . . . . . . . . . . . . 9 input . . . . . . . . . . . . . . . . . . . . . . . 9, 10, 47 signal . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Configuration Register . . . . . . . . . . . . . . . . 25 Script Files . . . . . . . . . . . . . . . . . . . . . . . 44 Content Advisory packet . . . . . . . . . . . . . . . . . . . 9 Rating registers ...
Page 58
... master device . . . . . . . . . . . 18 MISC . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Miscellaneous Class data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 packets . . . . . . . . . . . . . . . . . . . . . . . . . . MPAA Content Advisory . . . . . . . . . . . . . . . . . . 28 Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 Ratings standards . . . . . . . . . . . . . . . . . . Connect (NC Z86230ÑPRELIMINARY , . . . . . . . . . . . . . . . . . . . . . . LSB LINE CNTR ) . . . . . . . . . . . . . . LPF ) . . . . . . . . . . . . . . . . . . PS000400-TVC0499 ...
Page 59
... READ WRITE slave device . . . . . . . . . . . . . . . . . . . . . . . . . slice level . . . . . . . . . . . . . . . . . . . . . . . . . . 10 SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 SOIC package . . . . . . . . . . . . . . . . . . . . . . . 50 SSB . . . . . . . . . . . . . . . . . . . . . . . . . Standard Test Conditions . . . . . . . . . . . . . . START . . . . . . . . . . . . . . . . . . . . . . . . . . . . condition . . . . . . . . . . . . . . . . . . . packet . . . . . . . . . . . . . . . . . . . . . . . . . . . Z86230ÑPRELIMINARY , , - , Commands . . . . . . . . . . . . . . Bus . . . . . . . . 18-19 21 ...
Page 60
... WOVR , WRITE addressing . . . . . . . . . . . . . . . . . . . . . . . . 11 sequence . . . . . . . . . . . . . . . . . . . . . . 11 Writing to the I Writing to the Z86230 . . . . . . . . . . . . . . . . . WRxx . . . . . . . . . . . . . . . . . . . . . . . . . . 24 X XDS . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 activity . . . . . . . . . . . . . . . . . . . . . . . . . . 27 class and type . . . . . . . . . . . . . . . . . . . . . 36 Content Advisory packet . . . . . . . . . . . . . 9 data . . . . . . . . . . . . . . . 9 Data Activity . . . . . . . . . . . . . . . . . . . . . 39 Data Activity Register . . . . . . . . . . . . . . 26 Data Output . . . . . . . . . . . . . . . . . . . . . . 17 data packets . . . . . . . . . . . . . . . . . . . . 9 data recovery ...
Page 61
... XTAL circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . mode . . . . . . . . . . . . . . . . . . . . . . . . . 14 Output . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 PS000400-TVC0499 , 48 Z Z86230 Feature Set . . . . . . . . . . . . . . . . . . . 16 Z86230 output registers . . . . . . . . . . . . . . . Z86230 Reference Circuit . . . . . . . . . . . 50 Z86230 register address . . . . . . . . . . . . 24 Z86230 WRITE commands . . . . . . . . . . . . 35 Z86230ÑPRELIMINARY - ...