PIC18F2610-I/SO Microchip Technology, PIC18F2610-I/SO Datasheet - Page 369
![IC MCU FLASH 32KX16 28SOIC](/photos/6/59/65909/150-28-soic_sml.jpg)
PIC18F2610-I/SO
Manufacturer Part Number
PIC18F2610-I/SO
Description
IC MCU FLASH 32KX16 28SOIC
Manufacturer
Microchip Technology
Series
PIC® 18Fr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC18F2221-ISO.pdf
(46 pages)
3.PIC18LF2410-ISO.pdf
(376 pages)
4.PIC18LF2410-ISO.pdf
(8 pages)
5.PIC18F2515-ISO.pdf
(16 pages)
6.PIC18F2515-ISO.pdf
(6 pages)
7.PIC18F2515-ISO.pdf
(8 pages)
8.PIC18F4510-IPT.pdf
(380 pages)
Specifications of PIC18F2610-I/SO
Program Memory Type
FLASH
Program Memory Size
64KB (32K x 16)
Package / Case
28-SOIC (7.5mm Width)
Core Processor
PIC
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number Of I /o
25
Ram Size
3.8K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 10x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC18F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
3968 B
Interface Type
CCP/ECCP/EUSART/I2C/MSSP/SPI
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
25
Number Of Timers
4
Operating Supply Voltage
4.2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, ICE4000, DV164136
Minimum Operating Temperature
- 40 C
On-chip Adc
10-ch x 10-bit
Package
28SOIC W
Device Core
PIC
Family Name
PIC18
Maximum Speed
40 MHz
Height
2.31 mm
Length
17.87 mm
Supply Voltage (max)
5.5 V
Supply Voltage (min)
4.2 V
Width
7.49 mm
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
XLT28SO-1 - SOCKET TRANSITION 28SOIC 300MIL
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F2610-I/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Device Overview .................................................................. 7
Device Overview (PIC18F2410/2510/2515/2610)
Device Overview (PIC18F4410/4510/4515/4610)
Device Reset Timers .......................................................... 45
Direct Addressing ............................................................... 70
E
Effect on Standard PIC Instructions ........................... 71, 304
Effects of Power Managed Modes on
Electrical Characteristics .................................................. 313
Enhanced Capture/Compare/PWM (ECCP) .................... 137
Enhanced PWM Mode. See PWM (ECCP Module).
Enhanced Universal Synchronous
Equations
Errata ................................................................................... 6
EUSART
2004 Microchip Technology Inc.
Details on Individual Family Members ......................... 8
New Core Features ...................................................... 7
Other Special Features ................................................ 8
Features (table) ............................................................ 9
Features (table) .......................................................... 10
Oscillator Start-up Timer (OST) ................................. 45
PLL Lock Time-out ..................................................... 45
Power-up Timer (PWRT) ........................................... 45
Various Clock Sources ............................................... 31
Capture and Compare Modes .................................. 138
Capture Mode. See Capture (ECCP Module).
Outputs and Configuration ....................................... 138
Pin Configurations for ECCP1 ................................. 138
PWM Mode. See PWM (ECCP Module).
Standard PWM Mode ............................................... 138
Timer Resources ...................................................... 138
Asynchronous Receiver Transmitter
(EUSART). See EUSART.
A/D Acquisition Time ................................................ 216
A/D Minimum Charging Time ................................... 216
Asynchronous Mode ................................................ 200
Baud Rate Generator
Baud Rate Generator (BRG) .................................... 195
Synchronous Master Mode ...................................... 206
Synchronous Slave Mode ........................................ 209
12-Bit Break Transmit and Receive ................. 205
Associated Registers, Receive ........................ 203
Associated Registers, Transmit ....................... 201
Auto-Wake-up on Sync Break ......................... 204
Receiver ........................................................... 202
Setting up 9-bit Mode with
Transmitter ....................................................... 200
Operation in Power Managed Mode ................ 195
Associated Registers ....................................... 195
Auto-Baud Rate Detect .................................... 198
Baud Rate Error, Calculating ........................... 195
Baud Rates, Asynchronous Modes ................. 196
High Baud Rate Select (BRGH Bit) ................. 195
Sampling .......................................................... 195
Associated Registers, Receive ........................ 208
Associated Registers, Transmit ....................... 207
Reception ......................................................... 208
Transmission ................................................... 206
Associated Registers, Receive ........................ 210
Associated Registers, Transmit ....................... 209
Reception ......................................................... 210
Transmission ................................................... 209
Address Detect ........................................ 202
Preliminary
Evaluation and Programming Tools ................................. 311
Extended Instruction Set ................................................. 299
External Clock Input ........................................................... 24
F
Fail-Safe Clock Monitor ........................................... 237, 249
Fast Register Stack ........................................................... 56
Flash Program Memory ..................................................... 75
FSCM. See Fail-Safe Clock Monitor.
G
General Call Address Support ......................................... 174
GOTO .............................................................................. 278
H
Hardware Multiplier ............................................................ 79
High/Low-Voltage Detect ................................................. 231
HLVD. See High/Low-Voltage Detect.
I
I/O Ports ............................................................................ 95
I
2
C Mode (MSSP)
ADDFSR .................................................................. 300
ADDULNK ............................................................... 300
and Using MPLAB Tools ......................................... 306
CALLW .................................................................... 301
Considerations for Use ............................................ 304
MOVSF .................................................................... 301
MOVSS .................................................................... 302
PUSHL ..................................................................... 302
SUBFSR .................................................................. 303
SUBULNK ................................................................ 303
Syntax ...................................................................... 299
Interrupts in Power Managed Modes ....................... 250
POR or Wake from Sleep ........................................ 250
WDT During Oscillator Failure ................................. 249
Associated Registers ................................................. 77
Control Registers ....................................................... 76
Reading ..................................................................... 76
TABLAT (Table Latch) Register ................................ 76
Table Reads and Table Writes .................................. 75
TBLPTR (Table Pointer) Register .............................. 76
Introduction ................................................................ 79
Operation ................................................................... 79
Performance Comparison .......................................... 79
Applications ............................................................. 234
Associated Registers ............................................... 235
Characteristics ......................................................... 330
Current Consumption .............................................. 233
Effects of a Reset .................................................... 235
Operation ................................................................. 232
Setup ....................................................................... 233
Start-up Time ........................................................... 233
Typical Application ................................................... 234
Acknowledge Sequence Timing .............................. 184
Baud Rate Generator .............................................. 177
Bus Collision
Clock Arbitration ...................................................... 178
Clock Stretching ...................................................... 170
PIC18F2X1X/4X1X
During Sleep .................................................... 235
During a Repeated Start Condition .................. 188
During a Stop Condition .................................. 189
10-Bit Slave Receive Mode (SEN = 1) ............ 170
10-Bit Slave Transmit Mode ............................ 170
7-Bit Slave Receive Mode (SEN = 1) .............. 170
7-Bit Slave Transmit Mode .............................. 170
DS39636A-page 367