HD64F3672FPV Renesas Electronics America, HD64F3672FPV Datasheet - Page 112

IC H8/3672 MCU FLASH 64LQFP

HD64F3672FPV

Manufacturer Part Number
HD64F3672FPV
Description
IC H8/3672 MCU FLASH 64LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300H Tinyr
Datasheets

Specifications of HD64F3672FPV

Core Processor
H8/300H
Core Size
16-Bit
Speed
16MHz
Connectivity
SCI
Peripherals
PWM, WDT
Number Of I /o
26
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
64-LQFP
For Use With
R0K436079S000BE - KIT DEV FOR H8/36079 W/COMPILER
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3672FPV
Manufacturer:
MICROCHIP
Quantity:
1 000
Part Number:
HD64F3672FPV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
HD64F3672FPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3672FPV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 2 Instruction Descriptions
DIVXU
DIVXU (DIVide eXtend as Unsigned)
2. Programming solution for DIVXU.W R0, ER1
Example 1: Divide upper 16 bits and lower 16 bits of 32-bit dividend separately and obtain 32-bit
quotient
ZERODIV:
The resulting operation is 32 bits ÷ 16 bits
overflow occurs. The 32-bit quotient is stored in ER2, the 16-bit remainder in E1.
Rev. 3.00 Dec 13, 2004 page 96 of 258
REJ09B0213-0300
MOV.W
BEQ
MOV.W
EXTU.L
DIVXU.W
MOV.W
DIVXU.W
MOV.W
MOV.W
RTS
R0, R0
ZERODIV
E1,E2
ER2
R0, ER2
E2, E1
R0, ER1
R2, E2
R1, R2
ER1
ER2
ER2
ER1
ER1
ER1
ER2
(*1)
(*2)
(*3)
(*4)
(*5)
Remainder (part) Quotient (high)
Remainder (part)
Sign extension
Remainder
Remainder
;
;
;
;
;
;
;
;
;
;
R0
quotient (32 bits) and remainder (16 bits), and no
Dividend
Quotient
R0 = 0? (Zero divisor?)
Branch to ZERODIV if R0 = 0
Copy upper 16 bits of dividend to R2 and
zero-extend to 32 bits
Divide upper 16 bits of dividend
E2
Divide lower 16 bits of dividend (including repeated
division of upper 16 bits)
Store upper part of quotient in E2
Store lower part of quotient in R2
Zero-divide handling routine
Dividend (high)
Dividend (low)
Quotient (low)
Quotient (low)
E1 (store partial remainder in E1)
Divisor
( 1)
( 2)
( 3)
( 4)
( 5)
*
*
*
*
*
Divide

Related parts for HD64F3672FPV