MC68HC11F1CPU4 Freescale Semiconductor, MC68HC11F1CPU4 Datasheet - Page 119

no-image

MC68HC11F1CPU4

Manufacturer Part Number
MC68HC11F1CPU4
Description
IC MCU 512 EEPROM 4MHZ 80-LQFP
Manufacturer
Freescale Semiconductor
Series
HC11r
Datasheets

Specifications of MC68HC11F1CPU4

Core Processor
HC11
Core Size
8-Bit
Speed
4MHz
Connectivity
SCI, SPI
Peripherals
POR, WDT
Number Of I /o
30
Program Memory Type
ROMless
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.75 V ~ 5.25 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
80-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC11F1CPU4
Manufacturer:
Spansion
Quantity:
3 310
Part Number:
MC68HC11F1CPU4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC11F1CPU4
Manufacturer:
XILINX
0
Part Number:
MC68HC11F1CPU4
Manufacturer:
ALTERA
0
9.4.1 Timer Interrupt Mask Register 2
TMSK2 — Timer Interrupt Mask Register 2
TOI — Timer Overflow Interrupt Enable
RTII — Real-Time Interrupt Enable
PAOVI — Pulse Accumulator Overflow Interrupt Enable
PAII — Pulse Accumulator Input Edge
PR[1:0] — Timer Prescaler Select
TECHNICAL DATA
RESET:
The clock source for the RTI function is a free-running clock that cannot be stopped or
interrupted except by reset. This clock causes the time between successive RTI time-
outs to be a constant that is independent of the software latencies associated with flag
clearing and service. For this reason, an RTI period starts from the previous time-out,
not from when RTIF is cleared.
Every time-out causes the RTIF bit in TFLG2 to be set, and if RTII is set, an interrupt
request is generated. After reset, one entire RTI period elapses before the RTIF flag
is set for the first time. Refer to the TMSK2, TFLG2, and PACTL registers.
This register contains the real-time interrupt enable bits.
Refer to 9.6 Pulse Accumulator.
Refer to 9.6 Pulse Accumulator.
Refer to Table 9-4.
RTR[1:0]
0 = TOF interrupts disabled
1 = Interrupt requested when TOF is set to one
0 = RTIF interrupts disabled
1 = Interrupt requested when RTIF set to one
0 0
0 1
1 0
1 1
Bit 7
TOI
0
Bits in TMSK2 correspond bit for bit with flag bits in TFLG2. Ones in
TMSK2 enable the corresponding interrupt sources.
E = 1 MHz
16.384 ms
32.768 ms
65.536 ms
8.192 ms
RTII
6
0
Freescale Semiconductor, Inc.
For More Information On This Product,
PAOVI
Table 9-4 RTI Rate Selection
5
0
Go to: www.freescale.com
E = 2 MHz
16.384 ms
32.768 ms
4.096 ms
8.192 ms
TIMING SYSTEM
PAII
4
0
NOTE
E = 3 MHz
10.923 ms
21.845 ms
2.731 ms
5.461 ms
0
3
2
0
E = 4 MHz
16.384 ms
2.048 ms
4.096 ms
8.192 ms
PR1
1
0
Bit 0
PR0
E = X MHz
0
(2
(2
(2
(2
13
14
15
16
/E)
/E)
/E)
/E)
$1024
9-13

Related parts for MC68HC11F1CPU4