DS90UR908QSQE/NOPB National Semiconductor, DS90UR908QSQE/NOPB Datasheet
DS90UR908QSQE/NOPB
Specifications of DS90UR908QSQE/NOPB
Available stocks
Related parts for DS90UR908QSQE/NOPB
DS90UR908QSQE/NOPB Summary of contents
Page 1
... The DS90UR908Q is offered in a 48-pin LLP package and is specified over the automotive AEC-Q100 grade 2 tempera- ture range of -40˚C to +105˚C. Applications Diagram TRI-STATE ® registered trademark of National Semiconductor Corporation. © 2010 National Semiconductor Corporation DS90UR908Q Features ■ 5 – 65 MHz support (140 Mbps to 1.82 Gbps Serial Link) ■ ...
Page 2
DS90UR908Q Pin Diagram Pin Descriptions Pin Name Pin # I/O, Type FPD-Link II Input Interface RIN LVDS RIN LVDS CMF 42 I, Analog FPD-Link Output Interface TxOUT[3:0]+ 15,19, 21, O, LVDS 23 TxOUT[3:0]- 16,20, 22, O, ...
Page 3
Pin Name Pin # I/O, Type LVCMOS Outputs LOCK 27 O, LVMOS Control and Configuration PDB 1 I, LVCMOS w/ pull-down VODSEL 33 I, LVCMOS w/ pull-down OEN 30 I, LVCMOS w/ pull-down OSS_SEL 35 I, LVCMOS w/ pull-down LFMODE ...
Page 4
Pin Name Pin # I/O, Type Optional Serial Bus Control Interface SCL 5 I, LVCMOS SDA 4 I/O, LVCMOS Open Drain ID[ Analog Power and Ground VDDL 6, 31 Power VDDA 38, 43 Power VDDP 8 Power VDDSC ...
Page 5
Block Diagram Ordering Information NSID Package Description DS90UR908QSQE 48–pin LLP, 7.0 X 7.0 X 0.8 mm, 0.5 mm pitch DS90UR908QSQ 48–pin LLP, 7.0 X 7.0 X 0.8 mm, 0.5 mm pitch DS90UR908QSQX 48–pin LLP, 7.0 X 7.0 X 0.8 mm, ...
Page 6
... Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage – V (1.8V) DDn Supply Voltage – V (3.3V) DDTX Supply Voltage – V DDIO LVCMOS I/O Voltage −0.3V to +(VDDIO + 0.3V) Receiver Input Voltage LVDS Output Voltage − ...
Page 7
Symbol Parameter V High Level Output Voltage OH V Low Level Output Voltage OL I Output Short Circuit Current OS I TRI-STATE ® Output Current OZ 1.8 V I/O LVCMOS DC SPECIFICATIONS – High Level Input Voltage IH ...
Page 8
Switching Characteristics Over recommended operating supply and temperature ranges unless otherwise specified. Symbol Parameter FPD-Link II Lock Time t DDLT Figure 6 Input Jitter Tolerance t IJIT Figure 9 FPD-Link Output t Low to High Transition Time TLHT t High ...
Page 9
Recommended Timing for the Serial Control Bus Over 3.3V operating supply and temperature ranges unless otherwise specified. Symbol Parameter f SCL Clock Frequency SCL t SCL Low Period LOW t SCL High Period HIGH t Hold time for a start ...
Page 10
Note 1: “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond ...
Page 11
FIGURE 4. FPD-Link & LVCMOS Powerdown Delay FIGURE 5. FPD-Link Outputs Enable Delay FIGURE 6. PLL Lock Times 11 30105188 30105189 30105114 www.national.com ...
Page 12
FIGURE 7. FPD-Link (LVDS) Single-ended and Differential Waveforms www.national.com FIGURE 8. FPD-Link Transmitter Pulse Positions FIGURE 9. Receiver Input Jitter Tolerance 12 30105106 30105117 30105116 ...
Page 13
FIGURE 10. BIST PASS Waveform FIGURE 11. Serial Control Bus Timing Diagram 13 30105190 30105136 www.national.com ...
Page 14
Functional Description The DS90UR908Q receives 27-bits of data (24-high speed bits and 3 low speed bits) over a single serial FPD-Link II pair operating at 140Mbps to 1.82Gbps. The serial stream con- tains an embedded clock, video control signals and ...
Page 15
Video Control Signals are defined as low frequency signals with limited transitions. Glitches of a control signal can cause FIGURE 13. Video Control Signal Filter Wavefrom COLOR BIT MAPPING SELECT The DS90UR908Q can be configured to accept 24-bit color (8-bit ...
Page 16
FIGURE 15. 8–bit FPD-LInk Mapping: MSB's on TxOUT3 FPD-LINK II INPUT Common Mode Filter Pin (CMF) — Optional The DS90UR908Q provides access to the center tap of the internal termination. A capacitor may be placed on this pin for additional ...
Page 17
INPUTS PDB OEN OSS_SEL LVCMOS 1.8V / 3.3V VDDIO Operation The LVCMOS outputs can operate with 1 3.3 V levels (V ) for target (Display) compatibility. ...
Page 18
TABLE 6. SSCG Configuration (LFMODE = H) — Des Output SSC[2:0] Inputs LFMODE = MHz) SSC2 SSC1 FIGURE 16. SSCG ...
Page 19
Built In Self Test (BIST) — Optional An optional At-Speed Built In Self Test (BIST) feature sup- ports the testing of the high-speed serial link. This is useful in the prototype stage, equipment production, in-system test and also for system ...
Page 20
FIGURE 19. BIST Waveforms 20 30105164 ...
Page 21
Serial Bus Control — Optional The DS90UR908Q may also be configured by the use of a serial control bus that is I2C protocol compatible. By default, the I2C reg_0x00'h is set to 00'h and all configuration is set by control/strap ...
Page 22
ADD ADD Register Name Bit(s) (dec) (hex Des Config 1 3 Slave ID 6:0 www.national.com FIGURE 22. Serial Control Bus — READ FIGURE 23. Serial Control Bus — WRITE TABLE 8. Serial Bus Control Registers R/W ...
Page 23
ADD ADD Register Name Bit(s) (dec) (hex Des Features 5 Des Features 2 7 2:0 R/W Defa Function Description ult (bin) R/W 0 OEN Output Enable Input Table 3 ...
Page 24
Applications Information DISPLAY APPLICATION The DS90UR908Q, in conjunction with the DS90UR907Q or DS90UR905Q, is intended for interfacing between a host (graphics processor) and a Display. It supports an 24-bit color depth (RGB888) and up to 1024 X 768 display formats. ...
Page 25
POWER UP REQUIREMENTS AND PDB PIN The VDD ( and V supply ramps should be DDn DDTX DDIO faster than 1.5 ms with a monotonic rise. Supplies may power up in any order, however device operation should be ...
Page 26
PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS Circuit board layout and stack-up for the LVDS devices should be designed to provide low-noise power feed to the device. Good layout practice will also separate high frequency or high-level inputs and outputs to ...
Page 27
Revision History • 03/30/2010 — Initial Release • 07/26/2010 — Update all final AC and DC parameter limits • 08/09/2010 — Update Pin Description of VODSEL 27 www.national.com ...
Page 28
Physical Dimensions 48–pin LLP Package (7 7 0.8 mm, 0.5 mm pitch) www.national.com inches (millimeters) unless otherwise noted NS Package Number SQA48A 28 ...
Page 29
Notes 29 www.national.com ...
Page 30
... For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com Products Amplifiers www.national.com/amplifiers Audio www.national.com/audio Clock and Timing www.national.com/timing Data Converters www.national.com/adc Interface www.national.com/interface LVDS www.national.com/lvds Power Management www.national.com/power Switching Regulators www.national.com/switchers LDOs www.national.com/ldo LED Lighting www ...