PC28F00AP33TFA NUMONYX, PC28F00AP33TFA Datasheet - Page 84

no-image

PC28F00AP33TFA

Manufacturer Part Number
PC28F00AP33TFA
Description
IC FLASH 1GBIT P33 65NM 64EZBGA
Manufacturer
NUMONYX
Series
Axcell™r
Datasheet

Specifications of PC28F00AP33TFA

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
1G (64M x 16)
Speed
95ns
Interface
Parallel
Voltage - Supply
2.3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
904253
904253
PC28F00AP33TF 904253

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PC28F00AP33TFA
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Table 44: Output Next State Table for P3x-65nm
Notes:
1.
2.
3.
4.
5.
6.
7.
8.
9.
Datasheet
86
BEFP Setup,
BEFP Pgm & Verify Busy,
Erase Setup,
OTP Setup,
BP Setup, Load 1, Load 2
BP Setup, Load1, Load 2 - in
Erase Susp.
BP Confirm
EFI Sub-function Confirm
Word Pgm Setup,
Word Pgm Setup in Erase
Susp,
BP Confirm in Erase Suspend,
EFI S-fn Confirm in Ers Susp,
Blank Check Setup,
Blank Check Busy
Lock/RCR/ECR Setup,
Lock/RCR/ECR Setup in Erase
Susp
EFI S-fn Setup, Ld 1, Ld 2
EFI S-fn Setup, Ld1, Ld 2 - in
Erase Susp.
BP Busy
BP Busy in Erase Suspend
EFI Sub-function Busy
EFI Sub-fn Busy in Ers Susp
Word Program Busy,
Word Pgm Busy in Erase
Suspend,
OTP Busy
Erase Busy
Ready,
Word Pgm Suspend,
BP Suspend,
Phase-1 BP Suspend,
Erase Suspend,
BP Suspend in Erase Suspend
Phase-1 BP Susp in Ers Susp
Current Chip State
IS refers to Illegal State in the Next State Table.
“Illegal commands” include commands outside of the allowed command set.
The device defaults to "Read Array" on powerup.
If a “Read Array” is attempted when the device is busy, the result will be “garbage” data (we should not tell the user that
it will actually be Status Register data). The key point is that the output mux will be pointing to the “array”, but garbage
data will be output. “Read ID” and "Read Query" commands do the exact same thing in the device. The ID and Query data
are located at different locations in the address map.
The Clear Status command only clears the error bits in the status register if the device is not in the following modes:1.
WSM running (Pgm Busy, Erase Busy, Pgm Busy In Erase Suspend, OTP Busy, BEFP modes) 2. Suspend states (Erase
Suspend, Pgm Suspend, Pgm Suspend In Erase Suspend).
BEFP writes are only allowed when the status register bit #0 = 0 or else the data is ignored.
Confirm commands (Lock Block, Unlock Block, Lock-Down Block, Configuration Register and Blank Check) perform the
operation and then move to the Ready State.
Buffered programming will botch when a different block address (as compared to the address given on the first data write
cycle) is written during the BP Load1 and BP Load2 states.
All two cycle commands will be considered as a contiguous whole during device suspend states. Individual commands will
not be parsed separately. (I.e. If an erase set-up command is issued followed by a D0h command, the D0h command will
not resume the program operation. Issuing the erase set-up places the CUI in an “illegal state”. A subsequent command
will clear the “illegal state”, but the command will be otherwise ignored.
(FFh) (40h) (E8h) (EBh) (20h) (80h) (D0h) (B0) (70h) (50h)
Status
Read
Command Input to Chip and Resulting Output MUX Next State
Status
Read
Status Read
Output MUX will not change
Status Read
(90h,
98h) (60h) (BCh) (C0h) (01h) (2Fh)
Status Read
Output MUX does
Order Number: 208043-05
not Change
(03h,
04h)
(1)
other
P33-65nm
Apr 2010

Related parts for PC28F00AP33TFA