CS4228A-KSZ Cirrus Logic Inc, CS4228A-KSZ Datasheet - Page 19

• Manufacturer Part Number: CS4228A-KSZ
• Description: IC, AUDIO CODEC, 24BIT, 100KHZ, SSOP-28
• Manufacturer: Cirrus Logic Inc

Specifications of CS4228A-KSZ

• Audio Codec Type: Stereo
• No. Of Adcs: 2
• No. Of Dacs: 6
• No. Of Input Channels: 2
• No. Of Output Channels: 6
• Adc / Dac Resolution: 24bit
• Adcs / Dacs Signal To Noise Ratio: 90dB
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

REGISTER DESCRIPTION
All registers are read/write except for Chip Status, which is read only. See the following bit definition tables for bit
assignment information. The default bit state after power-up sequence or reset is listed underneath the bit definition
for that field. Default values are also marked with an asterick.
Memory Address Pointer (MAP) - not a register
INCR
MAP4:0
CODEC Clock Mode
Address 0x01
HRM
CI1:0
DS307PP1
INCR
HRM
7
1
7
0
memory address pointer auto increment control
0 -
*1 -
Memory address pointer (MAP). Sets the register address that will be read or written by the con-
trol port.
Sets the sample rate mode for the ADCs and DACs
*0 -
1 -
Specifies the ratio of MCLK to the sample rate of the ADCs and DACs (Fs)
6
0
6
0
RESERVED
CI1:0
*1
MAP is not incremented automatically.
internal MAP is automatically incremented after each read or write.
Base Rate Mode (BRM) supports sample rates up to 50kHz
High Rate Mode (HRM) supports sample rates up to 100 kHz. Typically used for
96 kHz sample rate.
0
2
3
RESERVED
BRM (Fs)
5
0
5
0
128
256
384
512
MAP4
HRM (Fs)
4
0
4
0
128
192
256
64
MAP3
CI1
3
0
3
0
MAP2
CI0
2
0
2
1
MAP1
1
0
1
0
RESERVED
CS4228
MAP0
0
1
0
0
19