M4A5-128/64-10YC LATTICE SEMICONDUCTOR, M4A5-128/64-10YC Datasheet - Page 13

IC, MACH4 ISP EEPLD, PQFP100, 5.25V

M4A5-128/64-10YC

Manufacturer Part Number
M4A5-128/64-10YC
Description
IC, MACH4 ISP EEPLD, PQFP100, 5.25V
Manufacturer
LATTICE SEMICONDUCTOR
Series
IspMACH 4Ar
Datasheet

Specifications of M4A5-128/64-10YC

No. Of Macrocells
128
No. Of I/o's
64
Propagation Delay
10ns
Frequency
100MHz
Supply Voltage Range
4.75V To 5.25V
Operating Temperature Range
0°C To +70°C

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M4A5-128/64-10YC
Manufacturer:
Lattice
Quantity:
66
Part Number:
M4A5-128/64-10YC
Manufacturer:
LATTICE
Quantity:
1 831
Part Number:
M4A5-128/64-10YC
Manufacturer:
LATTICE
Quantity:
2 825
Part Number:
M4A5-128/64-10YC
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
M4A5-128/64-10YC
Manufacturer:
LATTICE
Quantity:
20 000
Part Number:
M4A5-128/64-10YC-12YI
Manufacturer:
LATTICE
Quantity:
4
Macrocell
The macrocell consists of a storage element, routing resources, a clock multiplexer, and
initialization control. The macrocell has two fundamental modes: synchronous and
asynchronous (Figure 5). The mode chosen only affects clocking and initialization in the
macrocell.
In either mode, a combinatorial path can be used. For combinatorial logic, the synchronous
mode will generally be used, since it provides more product terms in the allocator.
From Logic Allocator
From PAL-Block
Clock Generator
Individual Clock
Product Term
Product Term
Product Terms
Initialization
From Logic
Initialization
Individual
Allocator
PAL-Clock
Individual macrocell resources
PAL-Block
Generator
Common PAL-block resource
From
Power-Up
Block CLK0
Block CLK1
Reset
Block CLK0
Block CLK1
Block CLK2
Block CLK3
Power-Up
Reset
a. Synchronous mode
b. Asynchronous mode
Figure 5. Macrocell
MACH 4 Family
SWAP
D/T/L
AP
D/T/L
AP
AR
Q
AR
Q
To Output and Input
Switch Matrices
To Output and Input
Switch Matrices
17466G-009
17466G-010
13

Related parts for M4A5-128/64-10YC