DJLXT360LE.A2 Cortina Systems Inc, DJLXT360LE.A2 Datasheet - Page 13

• Manufacturer Part Number: DJLXT360LE.A2
• Manufacturer: Cortina Systems Inc

Specifications of DJLXT360LE.A2

• Number Of Transceivers: 1
• Operating Supply Voltage (typ): 5V
• Screening Level: Industrial
• Mounting: Surface Mount
• Operating Supply Voltage (min): 4.75V
• Operating Supply Voltage (max): 5.25V
• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Lead Free Status / RoHS Status: Supplier Unconfirmed

LXT360 Transceiver
Datasheet: Long Form
249231, Revision 2.1
24 January 2008
Table 3
Cortina Systems
28
10
1. DI = Digital Input; DO = Digital Output; DI/O = Digital Input/Output; AI = Analog Input; AO = Analog Output.
2. Midrange is a voltage level such that 2.3 V ≤ Midrange ≤ 2.7 V. Midrange may also be established by letting the pin float.
1, 6, 8,
12, 14,
17, 22,
23, 26,
28, 30,
33, 34,
40, 44
9, 11,
38
LXT360 Transceiver Signal Descriptions (Sheet 5 of 5)
®
LXT360 Integrated T1/E1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications
TAOS/QRSS/ CLKE
n/c
DI
-
HARDWARE MODES:
Transmit All Ones. When held High, the transmit data inputs are ignored
and the LXT360 transmits a stream of 1’s at the TCLK frequency. If TCLK is
not supplied, MCLK becomes the transmit clock reference. Note that TAOS
is inhibited during Remote loopback.
QRSS. In QRSS mode, setting this pin to Midrange
pattern generation and detection. The transceiver transmits the QRSS
pattern at the TCLK rate (or MCLK, if TCLK is not present).
HOST MODES:
Clock Edge Select. When CLKE is High, RPOS/RNEG or RDATA are valid
on the falling edge of RCLK, and SDO is valid on the rising edge of SCLK.
When CLKE is Low, RPOS/RNEG or RDATA are valid on the rising edge of
RCLK, and SDO is valid on the falling edge of SCLK. The operation of
CLKE is summarized in
Not Connected
Table 4 on page 18
TM
TM
.
1.1 Mode Dependent Signals
2
, enables QRSS
Page 13