TP11368V63SN National Semiconductor, TP11368V63SN Datasheet

no-image

TP11368V63SN

Manufacturer Part Number
TP11368V63SN
Description
Manufacturer
National Semiconductor
Datasheet

Specifications of TP11368V63SN

Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.75V
Operating Supply Voltage (max)
5.25V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
28
Lead Free Status / RoHS Status
Not Compliant
© 1997 National Semiconductor Corporation
TP11368
Octal Adaptive Differential PCM Processor
General Description
The TP11368 is an octal (8) channel Adaptive Differential
Pulse Code Modulation (ADPCM) transcoder, fully compat-
ible to ITU G.726 recommendation in 40 kbps, 32 kbps,
24 kbps, 16 kbps and ANSI 32 kbps modes. The TP11368
ADPCM processor can operate on up to 16 independent
channels in an 8 kHz frame. Each channel is individually
configured, supporting both full and half duplex operation. All
input/output transfers occur on an interrupt basis using se-
rial, double buffered data registers. Together with National’s
TP3054/57 COMBO
TP11368 forms complete ADPCM channels with Codec/
filtering.
Block Diagram
TRI-STATE
®
and COMBO
®
are registered trademarks of National Semiconductor Corporation.
®
or TP3070/71 COMBO II devices, the
DS012902
FIGURE 1. Block Diagram
Features
n CCITT G.726 compatible at 40, 32, 24, 16 kbps
n ANSI T1.301 compatible at 32 kbps
n 16-channel half-duplex (encode or decode) or 8-channel
n Each channel individually configurable
n Selectable µ-law or A-law PCM coding
n Asynchronous 16 MHz master clock operation
n TTL and CMOS compatible inputs and outputs
n 28-pin PLCC or 24-pin DIP packages
n Power consumption of typ. 6 mW at +5V per full-duplex
n On-Chip Power-On-Reset
n −40˚C to +85˚C operating temperature range
n Single 5V supply
full-duplex operation in 8 kHz frame
channel
www.national.com
March 1997
DS012902-1

Related parts for TP11368V63SN

TP11368V63SN Summary of contents

Page 1

... TP11368 forms complete ADPCM channels with Codec/ filtering. Block Diagram TRI-STATE ® and COMBO ® are registered trademarks of National Semiconductor Corporation. © 1997 National Semiconductor Corporation DS012902 Features n CCITT G.726 compatible at 40, 32, 24, 16 kbps n ANSI T1.301 compatible at 32 kbps n 16-channel half-duplex (encode or decode) or 8-channel ...

Page 2

Connection Diagrams Plastic Chip Carrier Top View Order Number TP11368V See NS Package Number V28A Pin Descriptions TSI Transmit PCM serial data input. TSI is an 8-bit PCM data stream and is shifted into an 8-bit serial-to-parallel register on the ...

Page 3

Pin Descriptions (Continued) QSEL0, QSEL1 ADPCM bit rate select inputs. The QSEL0 and QSE1 signals are strobed in with the falling edge of CE. The QSEL0 and QSEL1 select the conversion bit rate of the PCM data just clocked in ...

Page 4

Functional Description The TP11368 is capable of processing 16 independent chan- nels (half duplex full-duplex PCM channels within 125 µs (8 kHz). The logic state of TRB at the falling edge of CE determines which input register is ...

Page 5

Functional Description (Continued receive (decoder) operation. For the encoding opera- tion, the PCM data is stored in the 8-bit shift register at the falling edge of CE while TRB is high. The TP11368 pro- cesses the data within ...

Page 6

Functional Description www.national.com (Continued) 6 ...

Page 7

Functional Description (Continued) Table 3 shows the position of the ADPCM data in the 5-bit in- put register when five ASCK low going pulses are available while CE is high. Only the last four bits of the ADPCM input register ...

Page 8

Functional Description the falling edge of CE are latched in. In Table 3 , the last input bit prior to to the CE falling edge is the LSB of the ADPCM data word. Note that the serial input data is ...

Page 9

Functional Description (Continued) CHANNEL NOP Each channel can be independently disabled. When logic low on the falling edge of CE, the ADPCM transcoder processing for that channel is disabled. The processor re- quires 4 CLK cycles for ...

Page 10

... Absolute Maximum Ratings TGT: FNXref NS0466*) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications GND CC Voltage at Any Digital Inputs or Outputs GND − 0. Electrical Characteristics Unless otherwise noted, limits printed in bold characters are guaranteed forV − ...

Page 11

Timing Specifications (Continued) Unless otherwise noted, limits printed in bold characters are guaranteed for V −40˚C to +85˚C by correlation with 100% electrical testing at T production tests and/or product design and characterization. Typical values are specified at V Symbol ...

Page 12

Timing Specifications (Continued) www.national.com 12 ...

Page 13

Applications Information FIGURE 7. Typical Application of ADPCM Transcoders Trunk 13 DS012902-9 www.national.com ...

Page 14

Applications Information FIGURE 8. Timing Diagram of 4 TP11368 (Encoding Trunk Pair Gain System www.national.com (Continued) 14 DS012902-10 ...

Page 15

Applications Information (Continued) FIGURE 9. Timing Diagram of ADPCM Decoding Processor 15 DS012902-11 www.national.com ...

Page 16

16 ...

Page 17

Physical Dimensions inches (millimeters) unless otherwise noted 24-Lead (0.600" Wide) Molded Dual-In-Line Package Order Number TP11368N NS Package Number N24A 17 www.national.com ...

Page 18

... Hong Kong Ltd. Fax: +49 (0) 1 80-530 85 86 13th Floor, Straight Block, Email: europe.support@nsc.com Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Tel: +49 (0) 1 80-532 78 32 Hong Kong Tel: (852) 2737-1600 Tel: +49 (0) 1 80-534 16 80 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179 ...

Related keywords