SAA7118E NXP Semiconductors, SAA7118E Datasheet - Page 75

SAA7118E

Manufacturer Part Number
SAA7118E
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of SAA7118E

Adc/dac Resolution
9b
Screening Level
Commercial
Package Type
LBGA
Pin Count
156
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAA7118E
Manufacturer:
NXP
Quantity:
1 000
Part Number:
SAA7118E
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
SAA7118E-V1
Manufacturer:
NXP
Quantity:
5 510
Part Number:
SAA7118E-V1
Manufacturer:
AD
Quantity:
5 510
Part Number:
SAA7118E/V1
Manufacturer:
PHI
Quantity:
480
Part Number:
SAA7118E/V1
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
SAA7118E/V1,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SAA7118E/V1,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SAA7118E/V1,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SAA7118E/V1/M5
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
SAA7118E/V1/M5
Quantity:
24
Part Number:
SAA7118E/V1/M5,518
Manufacturer:
Sigma Designs Inc
Quantity:
10 000
Part Number:
SAA7118EH
Manufacturer:
MNDSPEED
Quantity:
335
NXP Semiconductors
Table 29.
[1]
[2]
SAA7118_7
Product data sheet
Blanking
period
...
The generation of the timing reference codes can be suppressed by setting OFTS[2:0] to 010; see
sequence is replaced by the standard ‘- 80 - 10 -’ blanking values.
If raw samples or sliced data are selected by the line control registers (LCR2 to LCR24), the Y samples are replaced by CVBS samples.
80
10
Data format on the expansion port
Timing reference
code (Hex)
FF 00 00 SAV C
The relationship of LCR programming to line numbers is described in
Figure 30
The data type selections by LCR are overruled by setting OFTS2 = 1 (subaddress 13h
bit D2). This setting is mainly intended for device production test. The VPO-bus carries the
upper or lower 8 bits of the two ADCs depending on the OFTS[1:0] 13h[1:0] settings; see
Table
a Y/C mode is selected, the expansion port carries the multiplexed output signals of both
ADCs, and in CVBS mode the output of only one ADC. No timing reference codes are
generated in this mode.
Remark: The LSBs (bit D0) of the ADCs are also available on pin RTS0; see
The SAV/EAV timing reference codes define the start and end of valid data regions. The
ITU-blanking code sequence ‘- 80 - 10 - 80 - 10 -...’ is transmitted during the horizontal
blanking period between EAV and SAV.
The position of the F-bit is constant in accordance with ITU 656;
see
The V-bit can be generated in two different ways (see
via OFTS1 and OFTS0; see
The F and V bits change synchronously with the EAV code.
[1]
– Adaptive luminance comb filter, peaking and chrominance trap are bypassed within
This data type is defined for future enhancements. It could be activated for lines
containing standard test signals within the vertical blanking period. Currently the most
sources do not contain test lines. The nominal levels are illustrated in
Raw samples (data types 0 to 5 and 7 to 14): C
type 6, but CVBS samples are transferred instead of processed luminance samples
within the Y time slots.
The amplitude and offset of the CVBS signal is programmable via RAWG7 to RAWG0
and RAWO7 to RAWO0; see
are illustrated in
Table 31
58. The input configuration is done via MODE[5:0] 02h[5:0] settings; see
the luminance processing
720 pixels Y-C
and
B
0 Y0 C
and
Figure
Table
Figure
R
31.
0 Y1 C
B
32.
Rev. 07 — 7 July 2008
-C
R
20.
4 : 2 : 2 data
Table
B
Multistandard video decoder with adaptive comb filter
2 Y2 ... C
Section
58.
[2]
10,
R
Table 63
718 Y719 FF 00 00 EAV 80
B
-C
Table 31
and
R
samples are similar to data
Timing reference
code (Hex)
Table
Table
and
64. The nominal levels
58. In this event the code
Table
[1]
Section
SAA7118
© NXP B.V. 2008. All rights reserved.
32) controlled
Figure
Blanking
period
Table
8.3,
Table
19.
10
75 of 177
56.
40. If
...

Related parts for SAA7118E