IP-POSPHY/P2 Altera, IP-POSPHY/P2 Datasheet - Page 20
IP-POSPHY/P2
Manufacturer Part Number
IP-POSPHY/P2
Description
Manufacturer
Altera
Datasheet
1.IP-POSPHYP2.pdf
(62 pages)
Specifications of IP-POSPHY/P2
Lead Free Status / RoHS Status
Not Compliant
- Current page: 20 of 62
- Download datasheet (2Mb)
2–8
POS-PHY Level 2 and 3 Compiler User Guide
f
f
For more information on the FIFO buffer settings, see
page
12. Click Next.
13. Choose the address and packet available settings (see
Figure 2–10. Choose the Address and Packet Available Settings
For more information on the address and packet available settings, see
Packet Available Settings” on page
14. Click Next.
15. IP Toolbench shows the product order codes (see
1
You must also adjust the FIFO thresholds so that the data sent to the FIFO for a
burst is greater than the burst (an end of packet of packet flushes the FIFO). The
minimum and maximum values are set as follows:
■
■
3–9.
The minimum value must be set at the size of the remote burst. If you set any
value below this, it is automatically adjusted to the size of the remote burst.
The maximum value is derived from the empty threshold. It must take into
account the latency in the pipeline and the time that the core takes to decide to
stop sending data. Therefore, the maximum burst size is calculated as follows:
(‘A’ interface empty threshold in bytes) – (5 × fifo_byte_width)
Where fifo_byte_width is the width in bytes of the FIFO (4 for a 32-bit data
width).
The wizard indicates the minimum Burst value supported.
Preliminary
3–15.
Figure
“FIFO Buffer Settings” on
Figure
© November 2009 Altera Corporation
2–11). Click Finish.
POS-PHY Level 2 & 3 Walkthrough
2–10).
Chapter 2: Getting Started
“Address &
Related parts for IP-POSPHY/P2
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: