AD9233BCPZ-125 Analog Devices Inc, AD9233BCPZ-125 Datasheet - Page 18

• Manufacturer Part Number: AD9233BCPZ-125
• Description: IC ADC 12BIT 80/105/125 48-LFCSP
• Manufacturer: Analog Devices Inc

Specifications of AD9233BCPZ-125

• Data Interface: Serial, SPI™
• Number Of Bits: 12
• Sampling Rate (per Second): 125M
• Number Of Converters: 3
• Power Dissipation (max): 425mW
• Voltage Supply Source: Single Supply
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 48-VFQFN, CSP Exposed Pad
• Resolution (bits): 12bit
• Sampling Rate: 125MSPS
• Input Channel Type: Differential, Single Ended
• Supply Voltage Range - Analog: 1.7V To 1.9V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: AD9233-125EBZ - BOARD EVALUATION FOR AD9233
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

AD9233
Table 9. Reference Configuration Summary
Selected Mode
External Reference
Internal Fixed Reference
Programmable Reference
Internal Fixed Reference
External Reference Operation
The use of an external reference may be necessary to enhance
the gain accuracy of the ADC or improve thermal drift
characteristics. Figure 45 shows the typical drift characteristics
of the internal reference in both 1 V and 0.5 V modes.
When the SENSE pin is tied to the AVDD pin, the internal
reference is disabled, allowing the use of an external reference.
An internal resistor divider loads the external reference with an
equivalent 6 kΩ load (see Figure 11). In addition, an internal
buffer generates the positive and negative full-scale references
for the ADC core. Therefore, the external reference must be
limited to a maximum of 1 V.
–0.25
–0.50
–0.75
–1.00
–1.25
10
8
6
4
2
0
–40
0
0
–20
Figure 44. VREF Accuracy vs. Load
VREF = 1V
Figure 45. Typical VREF Drift
0.5
0
LOAD CURRENT (mA)
TEMPERATURE (°C)
VREF = 0.5V
VREF = 1V
20
SENSE Voltage
AVDD
VREF
0.2 V to VREF
AGND to 0.2 V
1.0
40
VREF = 0.5V
1.5
60
Resulting VREF (V)
N/A
0.5
0.5 × (1 + R2/R1) (See Figure 43)
1.0
80
2
.0
Rev. A | Page 18 of 44
CLOCK INPUT CONSIDERATIONS
For optimum performance, the AD9233 sample clock inputs
(CLK+ and CLK−) should be clocked with a differential signal.
The signal is typically ac-coupled into the CLK+ pin and the
CLK− pin via a transformer or capacitors. These pins are biased
internally (see Figure 5) and require no external bias.
Clock Input Options
The AD9233 has a very flexible clock input structure. The clock
input can be a CMOS, LVDS, LVPECL, or sine wave signal.
Regardless of the type of signal used, the jitter of the clock
source is of the most concern, as described in the Jitter
Considerations section.
Figure 46 shows one preferred method for clocking the
AD9233. A low jitter clock source is converted from single-
ended to a differential signal using an RF transformer. The
back-to-back Schottky diodes across the transformer secondary
limit clock excursions into the AD9233 to approximately
0.8 V p-p differential. This helps prevent the large voltage
swings of the clock from feeding through to other portions of
the AD9233 while preserving the fast rise and fall times of the
signal, which are critical to a low jitter performance.
If a low jitter clock source is not available, another option is to
ac-couple a differential PECL signal to the sample clock input
pins, as shown in Figure 47. The AD9510/AD9511/AD9512/
AD9513/AD9514/AD9515
excellent jitter performance.
CLOCK
CLOCK
INPUT
CLOCK
INPUT
INPUT
50Ω*
*50Ω RESISTORS ARE OPTIONAL
Figure 46. Transformer Coupled Differential Clock
50Ω
0.1µF
Figure 47. Differential PECL Sample Clock
0.1µF
0.1µF
50Ω*
100Ω
ADT1–1WT, 1:1Z
CLK
CLK
Resulting Differential Span (V p-p)
2 × External Reference
1.0
2 × VREF
2.0
MIN-CIRCUITS
PECL DRIVER
XFMR
0.1µF
AD951x
family of clock drivers offers
240Ω
0.1µF
0.1µF
SCHOTTKY
HSMS2812
240Ω
DIODES:
100Ω
0.1µF
0.1µF
CLK+
CLK–
CLK+
CLK–
AD9233
AD9233
ADC
ADC