XC56309AG100A Freescale Semiconductor, XC56309AG100A Datasheet - Page 167

no-image

XC56309AG100A

Manufacturer Part Number
XC56309AG100A
Description
IC DSP 24BIT 100MHZ 144-TQFP
Manufacturer
Freescale Semiconductor
Series
DSP563xxr
Type
Fixed Pointr
Datasheet

Specifications of XC56309AG100A

Interface
Host Interface, SSI, SCI
Clock Rate
100MHz
Non-volatile Memory
ROM (576 B)
On-chip Ram
24kB
Voltage - I/o
3.30V
Voltage - Core
3.30V
Operating Temperature
-40°C ~ 100°C
Mounting Type
Surface Mount
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC56309AG100A
Manufacturer:
XILINX
Quantity:
200
Part Number:
XC56309AG100A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
XC56309AG100AR2
Manufacturer:
FREESCALE
Quantity:
101
Part Number:
XC56309AG100AR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
signal line. If a port signal PC[i] or PD[i] is configured as an output (GPO), a value written to the
corresponding PDRC[i] pr PDRD[i] bit is reflected as a value on the output signal line. Either a
hardware
Freescale Semiconductor
Note:
23
11
Figure 7-20. Port Data Registers (PDRC X:$FFFFBD) (PDRD X: $FFFFAD)
RESET
For bits 5–0, the value represents the level that is written to or read from the associated signal line if it is
enabled as a GPIO signal by the respective port control register (PCRC or PCRD) bits. For ESSI0, the GPIO
signals are PC[5–0]. For ESSI1, the GPIO signals are PD[5–0]. The corresponding data bits for Port C
GPIOs are PDRC[5–0]. The corresponding data bits for Port D GPIOs are PDRD[5–0].
= Reserved. Read as zero. Write with zero for future compatibility.
22
10
signal or a software RESET instruction clears all PDRC and PDRD bits.
21
9
20
8
DSP56309 User’s Manual, Rev. 1
19
7
18
6
PDRx5
17
5
PDRx4
16
4
PDRx3
15
3
PDRx2
14
GPIO Signals and Registers
2
PDRx1
13
1
PDRx0
12
0
7-35

Related parts for XC56309AG100A