MPC8313VRADDB Freescale Semiconductor, MPC8313VRADDB Datasheet - Page 18

• Manufacturer Part Number: MPC8313VRADDB
• Description: MPU POWERQUICC II PRO 516-PBGA
• Manufacturer: Freescale Semiconductor

Specifications of MPC8313VRADDB

• Processor Type: MPC83xx PowerQUICC II Pro 32-Bit
• Speed: 267MHz
• Voltage: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Package / Case: 516-PBGA
• Processor Series: MPC8xxx
• Core: e300
• Data Bus Width: 32 bit
• Development Tools By Supplier: MPC8313E-RDB
• Maximum Clock Frequency: 400 MHz
• Operating Supply Voltage: - 0.3 V to + 1.26 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Data Ram Size: 16 KB
• I/o Voltage: 2.5 V
• Interface Type: I2C, SPI, UART
• Minimum Operating Temperature: - 40 C
• Program Memory Type: EEPROM/Flash
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

DDR and DDR2 SDRAM
18
MDQS epilogue end
Notes:
1. The symbols used for timing specifications follow the pattern of t
2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ//MDM/MDQS.
4. Note that t
5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC
6. All outputs are referenced to the rising edge of MCK[n] at the pins of the microprocessor. Note that t
MCK[ n ] cycle time, MCK[ n ]/MCK[ n ] crossing
ADDR/CMD output setup with respect to MCK
ADDR/CMD output hold with respect to MCK
MCS[ n ] output setup with respect to MCK
MCS[ n ] output hold with respect to MCK
MCK to MDQS Skew
MDQ//MDM output setup with respect to
MDQS
MDQ//MDM output hold with respect to MDQS
from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t
of the DQSS override bits in the TIMING_CFG_2 register. This is typically set to the same delay as the clock adjust in the
CLK_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same
adjustment value. See the MPC8313E PowerQUICC™ II Pro Integrated Processor Family Reference Manual, for a
description and understanding of the timing modifications enabled by use of these bits.
inputs and t
(DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example,
t
outputs (A) are setup (S) or output valid time. Also, t
reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
(MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.
symbol conventions described in note 1.
DDKHAS
Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications for Rev. 1.0 Silicon (continued)
Table 21. DDR and DDR2 SDRAM Output AC Timing Specifications for Silicon Rev 2.x or Later
symbolizes DDR timing (DD) for the time t
DDKHMH
(first two letters of functional block)(reference)(state)(signal)(state)
Parameter
Parameter
follows the symbol conventions described in note 1. For example, t
MPC8313E PowerQUICC
333 MHz
266 MHz
333 MHz
266 MHz
333 MHz
266 MHz
333 MHz
266 MHz
333 MHz
266 MHz
333 MHz
266 MHz
™
Symbol
Symbol
t
t
t
t
t
t
t
t
t
t
DDKHMH
DDKHDS,
DDKHDX,
DDKHME
DDKHAS
DDKHAX
DDKHCS
DDKHCX
DDKLDS
DDKLDX
II Pro Processor Hardware Specifications, Rev. 3
t
MCK
MCK
DDKLDX
1
1
memory clock reference (K) goes from the high (H) state until
symbolizes DDR timing (DD) for the time t
(first two letters of functional block)(signal)(state)(reference)(state)
for outputs. Output hold time can be read as DDR timing
1000
–0.6
3.15
–0.6
Min
Min
800
900
750
2.1
2.5
2.0
2.7
2.1
2.0
2.7
6
DDKHMH
DDKHMH
Max
Max
0.6
0.6
10
—
—
—
—
—
—
—
—
—
—
—
—
can be modified through control
describes the DDR timing (DD)
Freescale Semiconductor
DDKHMP
MCK
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ps
ps
memory clock
follows the
Notes
Notes
for
6
2
4
3
3
3
3
5
5