LAN91C96-MU SMSC, LAN91C96-MU Datasheet - Page 9

IC ETHERNET CTLR MAC PHY 100TQFP

LAN91C96-MU

Manufacturer Part Number
LAN91C96-MU
Description
IC ETHERNET CTLR MAC PHY 100TQFP
Manufacturer
SMSC
Datasheet

Specifications of LAN91C96-MU

Controller Type
Ethernet Controller (IEEE 802.3)
Interface
Serial EEPROM
Voltage - Supply
3.3V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Other names
638-1018

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN91C96-MU
Manufacturer:
SMSC
Quantity:
1 430
Part Number:
LAN91C96-MU
Manufacturer:
Standard
Quantity:
2 701
Part Number:
LAN91C96-MU
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LAN91C96-MU
Manufacturer:
SMSC
Quantity:
20 000
Non-PCI Single-Chip Full Duplex Ethernet Controller with Magic Packet
Datasheet
SMSC LAN91C96 5v&3v
High performance:
Chained ("Back-to-back") packet handling with no CPU intervention:
Fast block move operation for load/unload:
Fast bus interface:
Flexibility:
Flexible packet and header processing:
Resource allocation:
Configuration:
LOCAL BUS:
PCMCIA:
PCMCIA interface
68000 interface
EEPROM interface
Encoder/decoder with AUI interface
10BASE-T transceiver
Queues transmit packets
Queues receive packets
Stores results in memory along with packet
Queues interrupts
Optional single interrupt upon completion of transmit chain
CPU sees packet bytes as if stored continuously.
Handles 16 bit transfers regardless of address alignment.
Access to packet through fixed window.
Compatible with LOCAL BUS type and faster buses.
Can access any byte in the packet.
Can immediately remove undesired packets from queue.
Can move packets from receive to transmit queue.
Can alter receive processing order without copying data.
Can discard or enqueue again a failed transmission.
Memory dynamically allocated for transmit and receive.
Can automatically release memory on successful transmission.
Uses non-volatile jumperless setup via serial EEPROM.
Uses ROM or Flash ROM for attribute memory storage and optional serial EEPROM for IEEE
address storage. PCMCIA I/O ignores address lines A4-A15 and relies on the PCMCIA host,
decoding for the slot.
nROM/nPCMCIA, on LAN91C96, is left open with a pullup for LOCAL BUS mode. This pin is
sampled at the end of RESET. If found low, the LAN91C96 is configured for PCMCIA mode.
DATASHEET
Page 9
Revision 1.0 (10-24-08)

Related parts for LAN91C96-MU