SI5100-F-BC Silicon Laboratories Inc, SI5100-F-BC Datasheet - Page 28

• Manufacturer Part Number: SI5100-F-BC
• Description: IC TXRX SERIAL/DESERIAL 195CBGA
• Manufacturer: Silicon Laboratories Inc
• Type: Transceiverr
• Series: SiPHY®r

Specifications of SI5100-F-BC

• Package / Case: 196-BGA
• Number Of Drivers/receivers: 1/1
• Protocol: SONET/SDH
• Voltage - Supply: 1.71 V ~ 1.89 V
• Mounting Type: Surface Mount
• Product: RF / Wireless
• Supply Voltage (max): 1.89 V, 3.47 V
• Supply Voltage (min): 1.71 V
• Supply Current: 0.83 A
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 20 C
• Mounting Style: SMD/SMT
• Maximum Power Dissipation: 1600 mW
• Number Of Channels: 1
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Contains lead / RoHS non-compliant
• Other names: 336-1135; SI5100-BC

Si5100
28
Pin Number(s)
C6–7, D3, K4,
L4, M8, M11
C10
L12
G4
H4
A2
A3
RXAMPMON
RSVD_GND
REFRATE
RXCLK1+
RXCLK1–
REFSEL
RESET
Name
I/O
O
O
I
I
I
Signal Level
Analog
LVTTL
LVTTL
LVTTL
Rev. 1.1
LVDS
Reference Clock Rate Select.
The REFRATE input sets the frequency for the
REFCLK input. When REFRATE is set high, the
REFCLK frequency is 1/16th the serial data rate
(nominally 155 MHz). When REFRATE is set
low, the REFCLK frequency is 1/32nd the serial
data rate (nominally 78 MHz).
The REFRATE input has no effect when the
REFSEL input is set low.
Note: This input has an internal pullup.
Reference Clock Selection.
This input selects the reference clock source to
be used by the Si5100 transmitter and receiver.
The reference clock sets the operating fre-
quency of the Si5100 transmit CMU, which is
used to generate the high-speed transmit clock
TXCLKOUT. The reference clock is also used by
the Si5100 receiver CDR to center the PLL dur-
ing lock acquisition, and as a reference for deter-
mination of the receiver lock status.
When REFSEL = 0, the low-speed data input
clock, TXCLK16IN, is used as the reference
clock. When REFSEL = 1, the reference clock
provided on REFCLK is used.
Note: This input has an internal pullup.
Device Reset.
Forcing this input low for a at least 1 µ s causes a
device reset. For normal operation, this pin
should be held high.
Note: This input has an internal pullup.
Reserved Tie to Ground.
Must be connected directly to GND for proper
operation.
Receiver Amplitude Monitor.
The RXAMPMON output provides an analog
output signal that is proportional to the input
signal
relationship between the RXAMPMON output
and RXDIN input. This signal is active when
SLICEMODE is asserted.
Differential Receiver Clock Output 1.
The clock recovered from the signal present on
RXDIN is divided down to the parallel output
word rate and output on RXCLK1. In the
absence of data, a stable clock on RXCLK1 can
be maintained by asserting LTR.
amplitude.
Description
See
Equation 1 for
the