GAL20XV10B-15LP Lattice, GAL20XV10B-15LP Datasheet
GAL20XV10B-15LP
Specifications of GAL20XV10B-15LP
Available stocks
Related parts for GAL20XV10B-15LP
GAL20XV10B-15LP Summary of contents
Page 1
... GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified. Copyright © 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. ...
Page 2
... GAL20XV10 Ordering Information Commercial Grade Specifications Part Number Description GAL20XV10B Device Name Speed (ns Low Power Power Specifications GAL20XV10 ( XXXXXXXX Grade Blank = Commercial Package P = Plastic DIP J = PLCC ...
Page 3
Output Logic Macrocell (OLMC) The following discussion pertains to configuring the Output Logic Macrocell. It should be noted that actual implementation is accomplished by development software/hardware and is com- pletely transparent to the user. The GAL20XV10 has two global architecture ...
Page 4
Input Mode OE CLK XOR CLK OE XOR Specifications GAL20XV10 XOR Registered Configuration - SYN = 1. - AC0 = 0. - AC1 = OLMC 1 and OLMC10 do not have the feedback path ...
Page 5
Input Mode Logic Diagram 1( 120 2(3) 160 280 3(4) 320 440 4(5) 480 600 5(6) 640 760 6(7) 800 920 7(9) 960 1080 8(10) 1120 1240 9(11) 1280 1400 10(12) 1440 1560 11(13) 40-USER ELECTRONIC SIGNATURE ...
Page 6
Feedback Mode OE CLK XOR CLK OE XOR Specifications GAL20XV10 XOR Registered Configuration - SYN = 0. - AC0 = AC1 = 0. - Dedicated CLK input on Pin 1(2 Dedicated OE input on ...
Page 7
Feedback Mode Logic Diagram 1( 120 2(3) 160 280 3(4) 320 440 4(5) 480 600 5(6) 640 760 6(7) 800 920 7(9) 960 1080 8(10) 1120 1240 9(11) 1280 1400 10(12) 1440 1560 11(13) 40-USER ELECTRONIC SIGNATURE ...
Page 8
Absolute Maximum Ratings Supply voltage Vcc ....................................... –0.5 to+7V Input voltage applied .......................... –2.5 to Off-state output voltage applied ......... –2.5 to Storage Temperature ............................... –65 to 150 C Ambient Temperature with Power Applied .......................................... –55 to 125 C 1.Stresses ...
Page 9
AC Switching Characteristics TEST DESCRIPTION PARAMETER 1 COND Input or I/O to Combinatorial Output Clock to Output Delay — Clock to Feedback Delay t su — Setup Time, Input or Feedback ...
Page 10
Switching Waveforms INPUT or VALID INPUT I/O FEEDBACK t pd COMBINATORIAL OUTPUT Combinatorial Output INPUT or I/O FEEDBACK t dis OUTPUT Input or I/O Feedback to Enable/Disable CLK ...
Page 11
Descriptions CLK LOGIC REGISTER ARRAY max with External Feedback 1/( Note: fmax with external feedback is calculated from measured tsu and tco. CLK LOGIC REGISTER ARRAY max with No ...
Page 12
... GAL20XV10 input buffers have active pull-ups within their input structure. This pull-up will cause any un-terminated input or I/O to float to a TTL high (logical 1). Lattice Semiconductor recommends that all unused inputs and tri-stated I/O pins be connected to another active input, Vcc, or GND. Doing this will tend to improve noise immunity and reduce Icc for the device ...
Page 13
Typical AC and DC Characteristic Diagrams Normalized Tpd vs Vcc 1.2 PT H->L 1.1 PT L->H 1 0.9 0.8 4.50 4.75 5.00 5.25 5.50 Supply Voltage (V) Normalized Tpd vs Temp 1.3 PT H->L 1.2 PT L->H 1.1 1 0.9 ...
Page 14
Typical AC and DC Characteristic Diagrams Vol vs Iol 3 2.5 2 1.5 1 0.5 0 0.00 20.00 40.00 60.00 80.00 100.00 Iol (mA) Normalized Icc vs Vcc 1.20 1.10 1.00 0.90 0.80 4.50 4.75 5.00 5.25 5.50 Supply Voltage ...