SAB-C165-LM Infineon Technologies, SAB-C165-LM Datasheet - Page 19

• Manufacturer Part Number: SAB-C165-LM
• Description: MCU 16-Bit C166 CISC/RISC ROMLess 5V 100-Pin MQFP
• Manufacturer: Infineon Technologies

Specifications of SAB-C165-LM

• Package: 100MQFP
• Family Name: C166
• Maximum Speed: 20 MHz
• Ram Size: 2 KB
• Operating Supply Voltage: 5 V
• Data Bus Width: 16 Bit
• Program Memory Type: ROMLess
• Number Of Programmable I/os: 77
• Interface Type: ASC/SSC
• Operating Temperature: 0 to 70 °C
• Number Of Timers: 5

Central Processing Unit (CPU)
The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic
and logic unit (ALU) and dedicated SFRs. Additional hardware has been spent for a
separate multiply and divide unit, a bit-mask generator and a barrel shifter.
Based on these hardware provisions, most of the C165’s instructions can be executed
in just one machine cycle which requires 80 ns at 25 MHz CPU clock. For example, shift
and rotate instructions are always processed during one machine cycle independent of
the number of bits to be shifted. All multiple-cycle instructions have been optimized so
that they can be executed very fast as well: branches in 2 cycles, a 16
multiplication in 5 cycles and a 32-/16 bit division in 10 cycles. Another pipeline
optimization, the so-called ‘Jump Cache’, allows reducing the execution time of
repeatedly performed jumps in a loop from 2 cycles to 1 cycle.
Figure 5
Data Sheet
ROM
CPU Block Diagram
32
Data Page Ptr.
Exec. Unit
Instr. Reg.
SYSCON
Instr. Ptr.
BUSCON 1
BUSCON 0
BUSCON 2
BUSCON 3
BUSCON 4
STKUN
STKOV
PSW
SP
Pipeline
4-Stage
Barrel - Shifter
Bit-Mask Gen
Code Seg. Ptr.
Mul/Div-HW
Context Ptr.
ADDRSEL 1
ADDRSEL 3
ADDRSEL 4
ADDRSEL 2
ALU
MDH
CPU
MDL
15
(16-bit)
Registers
Purpose
General
R15
R0
16
16
V2.0, 2000-12
Internal
RAM
R15
R0
MCB02147
16 bit
C165