DS2155L Maxim Integrated Products, DS2155L Datasheet - Page 135

IC TXRX T1/E1/J1 1-CHIP 100-LQFP

DS2155L

Manufacturer Part Number
DS2155L
Description
IC TXRX T1/E1/J1 1-CHIP 100-LQFP
Manufacturer
Maxim Integrated Products
Datasheets

Specifications of DS2155L

Function
Single-Chip Transceiver
Interface
E1, HDLC, J1, T1
Number Of Circuits
1
Voltage - Supply
3.14 V ~ 3.47 V
Current - Supply
75mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Includes
BERT Generator and Detector, CMI Coder and Decoder, HDLC Controller
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS2155L
Manufacturer:
DALLAS
Quantity:
2
Part Number:
DS2155L
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS2155L
Manufacturer:
DALLAS
Quantity:
1 000
Part Number:
DS2155L
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS2155L+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS2155L+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS2155LB
Manufacturer:
DALLAS
Quantity:
1 000
Part Number:
DS2155LB
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS2155LC2+
Manufacturer:
Infineon
Quantity:
95
Part Number:
DS2155LC2+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS2155LNB+
Manufacturer:
Maxim
Quantity:
100
Part Number:
DS2155LNC2+
Manufacturer:
ROHM
Quantity:
2 000
Part Number:
DS2155LNC2+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 0/Transmit FIFO Not Full Condition (TNF). Set when the transmit 128-byte FIFO has at least 1 byte
available.
Bit 1/Transmit FIFO Below Low-Watermark Condition (TLWM). Set when the transmit 128-byte FIFO
empties beyond the low watermark as defined by the transmit low-watermark register (TLWMR).
Bit 2/Receive FIFO Not Empty Condition (RNE). Set when the receive 128-byte FIFO has at least 1 byte
available for a read.
Bit 3/Receive FIFO Above High-Watermark Condition (RHWM). Set when the receive 128-byte FIFO fills
beyond the high watermark as defined by the receive high-watermark register (RHWMR).
Bit 4/Receive Packet-Start Event (RPS). Set when the HDLC controller detects an opening byte. This is a latched
bit and is cleared when read.
Bit 5/Receive Packet-End Event (RPE). Set when the HDLC controller detects either the finish of a valid
message (i.e., CRC check complete) or when the controller has experienced a message fault such as a CRC
checking error, or an overrun condition, or an abort has been seen. This is a latched bit and is cleared when read.
Bit 6/Transmit Message-End Event (TMEND). Set when the transmit HDLC controller has finished sending a
message. This is a latched bit and is cleared when read.
7
0
TMEND
SR6, SR7
HDLC #1 Status Register 6
HDLC #2 Status Register 7
20h, 22h
6
0
RPE
5
0
RPS
4
0
135 of 238
RHWM
3
0
RNE
2
0
TLWM
1
0
TNF
0
0

Related parts for DS2155L