DS2155L Maxim Integrated Products, DS2155L Datasheet - Page 40

• Manufacturer Part Number: DS2155L
• Description: IC TXRX T1/E1/J1 1-CHIP 100-LQFP
• Manufacturer: Maxim Integrated Products

Specifications of DS2155L

• Function: Single-Chip Transceiver
• Interface: E1, HDLC, J1, T1
• Number Of Circuits: 1
• Voltage - Supply: 3.14 V ~ 3.47 V
• Current - Supply: 75mA
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 100-LQFP
• Includes: BERT Generator and Detector, CMI Coder and Decoder, HDLC Controller
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Power (watts): -

6.1 Power-Up Sequence
The DS2155 contains an on-chip power-up reset function that automatically clears the writeable register
space immediately after power is supplied to the DS2155. The user can issue a chip reset at any time.
Issuing a reset disrupts traffic flowing through the DS2155 until the device is reprogrammed. The reset
can be issued through hardware using the TSTRST pin or through software using the SFTRST function in
the master mode register. The LIRST (LIC2.6) should be toggled from 0 to 1 to reset the line interface
circuitry. (It takes the DS2155 about 40ms to recover from the LIRST bit being toggled.) Finally, after the
TSYSCLK and RSYSCLK inputs are stable, the receive and transmit elastic stores should be reset (this
step can be skipped if the elastic stores are disabled).
6.1.1 Master Mode Register
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 0/Software-Issued Reset (SFTRST). A 0-to-1 transition causes the register space in the DS2155 to be cleared.
A reset clears all configuration and status registers. The bit automatically clears itself when the reset has completed.
Bit 1/DS2155 Operating Mode (T1/E1). Used to select the operating mode of the framer/formatter (digital)
portion of the 2156. The operating mode of the LIU must also be programmed.
Bits 2, 3/Test Mode Bits (TEST0, TEST1). Test modes are used to force the output pins of the DS2155 into
known states. This can facilitate the checkout of assemblies during the manufacturing process and also be used to
isolate devices from shared buses.
Bits 4 to 7/Unused, must be set to 0 for proper operation
TEST1
0
0
1
1
0 = T1 operation
1 = E1 operation
TEST0
—
7
0
0
1
0
1
Operate normally
Force all output pins into tri-state (including all I/O pins and parallel port pins)
Force all output pins low (including all I/O pins except parallel port pins)
Force all output pins high (including all I/O pins except parallel port pins)
—
MSTRREG
Master Mode Register
00h
6
0
—
5
0
—
4
0
Effect On Output Pins
40 of 238
TEST1
3
0
TEST0
2
0
T1/E1
1
0
SFTRST
0
0