ATxmega64A1 Atmel Corporation, ATxmega64A1 Datasheet - Page 154

no-image

ATxmega64A1

Manufacturer Part Number
ATxmega64A1
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATxmega64A1

Flash (kbytes)
64 Kbytes
Pin Count
100
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
78
Ext Interrupts
78
Usb Speed
No
Usb Interface
No
Spi
12
Twi (i2c)
4
Uart
8
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
4
Resistive Touch Screen
No
Dac Channels
4
Dac Resolution (bits)
12
Temp. Sensor
Yes
Crypto Engine
AES/DES
Sram (kbytes)
4
Eeprom (bytes)
2048
Self Program Memory
YES
External Bus Interface
1
Dram Memory
sdram
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
8
Output Compare Channels
24
Input Capture Channels
24
Pwm Channels
24
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATxmega64A1-AU
Manufacturer:
Atmel
Quantity:
135
Part Number:
ATxmega64A1-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega64A1-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega64A1-C7U
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega64A1-C7UR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega64A1-CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega64A1U-AU
Manufacturer:
ATMEL
Quantity:
953
14.6
8077H–AVR–12/09
Counter Operation
Figure 14-4. Period and Compare Double Buffering
When the CC channels is used for capture operation a similar Double buffering mechanism is
used, but the Buffer Valid flag is set on the capture event as shown in
the buffer and the corresponding CCx register acts like a FIFO. When the CC register is empty
or read, any contents in the buffer is passed to the CC register. The Buffer valid flag is passed to
the CCx Interrupt Flag (IF) which is them set and the optional interrupt is generated.
Figure 14-5. Capture Double Buffering
Both the CCx and CCxBUF registers are available in the I/O register address map. This allows
initialization and bypassing of the buffer register, and the double buffering feature.
Dependent of the mode of operation, the Counter is cleared, reloaded, incremented, or decre-
mented at each Timer/Counter clock input.
UPDATE
"capture"
"INT/DMA
request"
BV
IF
EN
EN
BV
CCxBUF
CCx
CNT
EN
EN
CNT
CCxBUF
=
CCx
"write enable"
"match"
"data"
Figure
XMEGA A
14-5. For capture
154

Related parts for ATxmega64A1