M42800A Atmel Corporation, M42800A Datasheet - Page 230
M42800A
Manufacturer Part Number
M42800A
Description
Manufacturer
Atmel Corporation
Datasheets
1.M40800.pdf
(284 pages)
2.M40800.pdf
(153 pages)
3.M42800A.pdf
(224 pages)
4.M42800A.pdf
(27 pages)
Specifications of M42800A
Flash (kbytes)
0 Kbytes
Pin Count
144
Max. Operating Frequency
33 MHz
Cpu
ARM7TDMI
Hardware Qtouch Acquisition
No
Max I/o Pins
54
Ext Interrupts
54
Usb Speed
No
Usb Interface
No
Spi
2
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
8
Self Program Memory
NO
External Bus Interface
1
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.3/5.0
Fpu
No
Mpu / Mmu
no / no
Timers
6
Output Compare Channels
6
Input Capture Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
No
- Current page: 230 of 284
- Download datasheet (2Mb)
Debug in Depth
B.5.8
B.5.9
B.5.10 BYPASS (1111)
B-12
INTEST (1100)
IDCODE (1110)
The INTEST instruction places the selected scan chain in test mode:
•
•
•
•
Single-step operation of the core is possible using the INTEST instruction.
The IDCODE instruction connects the device identification code register or ID register
between TDI and TDO. The register is a 32-bit register that enables the manufacturer,
part number, and version of a component to be read through the TAP. See ARM7TDMI
core device IDentification (ID) code register on page B-14 for details of the ID register
format.
When the IDCODE instruction is loaded into the instruction register, all the scan cells
are placed in their normal system mode of operation:
•
•
•
The BYPASS instruction connects a 1-bit shift register, the bypass register, between
TDI and TDO.
The INTEST instruction connects the selected scan chain between TDI and TDO.
When the INTEST instruction is loaded into the instruction register, all the scan
cells are placed in their test mode of operation.
In the CAPTURE-DR state, the value of the data applied from the core logic to
the output scan cells and the value of the data applied from the system logic to the
input scan cells is captured.
In the SHIFT-DR state, the previously-captured test data is shifted out of the scan
chain through the TDO pin, while new test data is shifted in through the TDI pin.
In the CAPTURE-DR state, the device identification code is captured by the ID
register.
In the SHIFT-DR state, the previously captured device identification code is
shifted out of the ID register through the TDO pin, while data is shifted into the
ID register through the TDI pin.
In the UPDATE-DR state, the ID register is unaffected.
Copyright © 1994-2001. All rights reserved.
ARM DDI 0029G
Related parts for M42800A
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
U6046BREAR WINDOW HEATING TIMER / LONG-TERM TIMER
Manufacturer:
ATMEL Corporation
Datasheet: