AD660 Analog Devices, AD660 Datasheet

no-image

AD660

Manufacturer Part Number
AD660
Description
Monolithic 16-Bit Serial/Byte DACPORT
Manufacturer
Analog Devices
Datasheet

Specifications of AD660

Resolution (bits)
16bit
Dac Update Rate
167kSPS
Dac Settling Time
6µs
Max Pos Supply (v)
+16.5V
Single-supply
No
Dac Type
Voltage Out
Dac Input Format
Byte,Ser

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD6600AST
Manufacturer:
AD
Quantity:
490
Part Number:
AD6600AST
Manufacturer:
AD
Quantity:
2 983
Part Number:
AD6600AST
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD6600ASTREEL
Manufacturer:
INF
Quantity:
3 919
Part Number:
AD6600ASTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD6600ASTZ
Manufacturer:
ADI
Quantity:
8 000
Part Number:
AD6600ASTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD6600ASTZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD6600XS
Manufacturer:
ADI
Quantity:
142
Part Number:
AD660AN
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD660AR
Manufacturer:
AD
Quantity:
6 198
Part Number:
AD660AR
Manufacturer:
AD
Quantity:
6 198
Part Number:
AD660AR
Manufacturer:
AD
Quantity:
6
Part Number:
AD660ARZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD660BRZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
FEATURES
Complete 16-bit digital-to-analog function
15-bit monotonic over temperature
Microprocessor compatible
Asynchronous clear (to 0 V) function
Serial output pin facilitates daisy-chaining
Unipolar or bipolar output
Low glitch: 15 nV-s
Low THD + N: 0.009%
GENERAL DESCRIPTION
The AD660 DACPORT® is a complete 16-bit monolithic digital-
to-analog converter with an on-board voltage reference, double-
buffered latches, and an output amplifier. It is manufactured on
the Analog Devices, Inc., BiMOS II process. This process allows
the fabrication of low power CMOS logic functions on the same
chip as high precision bipolar linear circuitry.
The AD660 architecture ensures 15-bit monotonicity over time
and temperature. Integral and differential nonlinearity is main-
tained at ±0.003% maximum. The on-chip output amplifier
provides a voltage output settling time of 10 μs to within ½ LSB for
a full-scale step.
The AD660 has an extremely flexible digital interface. Data can
be loaded into the AD660 in serial mode or as two 8-bit bytes.
This is made possible by two digital input pins that have dual
functions. The serial mode input format is pin selectable to be
MSB or LSB first. The serial output pin allows the user to daisy-
chain several AD660 devices by shifting the data through the
input latch into the next DAC, thus minimizing the number of
control lines required to SIN, CS and LDAC. The byte mode input
format is also flexible in that the high byte or low byte data can
be loaded first. The double buffered latch structure eliminates
data skew errors and provides for simultaneous updating of DACs
in a multiDAC system.
The AD660 is available in five grades. AN and BN versions are
specified from −40°C to +85°C and are packaged in a 24-lead
300 mil plastic DIP. AR and BR versions are also specified from
−40°C to +85°C and are packaged in a 24-lead SOIC. The SQ
version is packaged in a 24-lead 300 mil CERDIP package and
Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
On-chip output amplifier
On-chip buried Zener voltage reference
±1 LSB integral linearity
Serial or byte input
Double-buffered latches
Fast (40 ns) write pulse
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
is also available compliant to MIL-STD-883. Refer to the
AD660SQ/883B military data sheet for specifications and test
conditions.
PRODUCT HIGHLIGHTS
1.
2.
3.
4.
5.
6.
7.
REF IN
LDAC
HBE
SER
CLR
CLEAR SELECT
The AD660 is a complete 16-bit DAC, with a voltage
reference, double-buffered latches, and an output amplifier
on a single chip.
The internal buried Zener reference is laser trimmed to
10.000 V with a ±0.1% maximum error and a temperature
drift performance of ±15 ppm/°C. The reference is available
for external applications.
The output range of the AD660 is pin programmable and
can be set to provide a unipolar output range of 0 V to 10 V
or a bipolar output range of −10 V to +10 V. No external
components are required.
The AD660 is both dc and ac specified. DC specifications
include ±1 LSB INL and ±1 LSB DNL errors. AC specifica-
tions include 0.009% THD + N and 83 dB SNR.
The double-buffered latches on the AD660 eliminate data
skew errors and allow simultaneous updating of DACs in
multiDAC applications.
The clear function can asynchronously set the output
to 0 V regardless of whether the DAC is in unipolar or
bipolar mode.
The output amplifier settles within 10 μs to ±½ LSB for a
full-scale step and within 2.5 μs for a 1 LSB step over tempera-
ture. The output glitch is typically 15 nV-s when a full-scale
step is loaded.
16
17
18
19
23
LBE/
15
CONTROL
FUNCTIONAL BLOCK DIAGRAM
LOGIC
10kΩ
REF OUT
10V REF
24
CS
14
©1993–2008 Analog Devices, Inc. All rights reserved.
Serial/Byte DACPORT
DB0/
DB8/
SIN
12
–V
16-BIT LATCH
16-BIT LATCH
1
EE
DB1/DB9/
16-BIT DAC
DATADIR
Monolithic 16-Bit
11
Figure 1.
+V
2
CC
DB15
DB7/
5
+V
3
AD660
10.05kΩ
LL
10kΩ
DGND
www.analog.com
4
AD660
13
22
21
20
S
SPAN/
BIPOLAR
OFFSET
V
AGND
OUT
OUT

Related parts for AD660

AD660 Summary of contents

Page 1

... LSB for a full-scale step. The AD660 has an extremely flexible digital interface. Data can be loaded into the AD660 in serial mode or as two 8-bit bytes. This is made possible by two digital input pins that have dual functions. The serial mode input format is pin selectable to be MSB or LSB first ...

Page 2

... Bipolar Configuration ................................................................ 11   Internal/External Reference Use .............................................. 11   Output Settling and Glitch ........................................................ 13   Digital Circuit Details ................................................................ 14   Microprocessor Interface ............................................................... 15   AD660 to MC68HC11 (SPI Bus) Interface ............................. 15   AD660 to MICROWIRE Interface ........................................... 15   AD660 to ADSP-210x Family Interface .................................. 15   AD660 to Z80 Interface ............................................................. 16   Noise ............................................................................................ 16   Board Layout ................................................................................... 17   ...

Page 3

... AD660 Unit Bits V V μA μA LSB LSB LSB LSB LSB LSB Bits % of FSR ppm/° FSR ppm/°C mV ppm/°C mV ppm/°C kΩ kΩ V ppm/° ...

Page 4

... unipolar mode and bipolar mode. 2 Gain error and gain drift are measured using the internal reference. The internal reference is the main contributor to gain drift. If lower gain drift is required, the AD660 can be used with a precision external reference such as the AD587, AD586, or AD688. ...

Page 5

... BES BEH Figure 2. AD660 Byte Load Timing Rev Page AD660 Unit ns min ns min ns min ns min ns min ns min ns min ns min ns min ns min ns min ns min ns min ns min ns min ns min ns min ns min ns min ...

Page 6

... DB1 (DATADIR OUT VALID 1 VALID LOW HIGH t CLK Figure 3. AD660 Serial Load Timing t CLR t SET 1 = BIPOLAR UNIPOLAR 0 Figure 4. Asynchronous Clear to Bipolar or Unipolar Zero VALID 16 t PROP Figure 5. Serial Out Timing Rev Page ...

Page 7

... Exposure to absolute maximum rating conditions for extended periods may affect device reliability. ESD CAUTION , −V , and + Rev Page AD660 ...

Page 8

... REF OUT Internal Reference Voltage Output Pin –V REF OUT REF SPAN/BIPOLAR OFFSET DGND OUT AD660 DB7/DB15 AGND 5 20 TOP VIEW DB6/DB14 LDAC 6 19 (Not to Scale) DB5/DB13 CLR 7 18 DB4/DB12 SER 8 17 DB3/DB11 HBE 9 16 ...

Page 9

... DAC and the output amplifier and is measured with all 0s loaded in the DAC. Bipolar Zero Error When the AD660 is connected for bipolar output and 10…000 is loaded in the DAC, the deviation of the analog output from the ideal midscale value called the bipolar zero error. ...

Page 10

... V output range. In this mode, 50 Ω resistors are tied between the SPAN/BIPOLAR OFFSET terminal (Pin 22) and V and between REF OUT (Pin 24) and REF IN (Pin 23 possible to use the AD660 without any external components by tying Pin 24 directly to Pin 23 and Pin 22 directly to Pin 21. Eliminating these resistors increases the gain error by 0.25% of FSR. ...

Page 11

... This reference is buffered and optimized for use in a high speed DAC and gives long-term stability equal or superior to the best discrete Zener diode references. The performance of the AD660 is specified with the internal reference driving the DAC and with the DAC alone (for use with a precision external reference). ...

Page 12

... Bipolar Configuration section. Use −5.000000 V and +4.999847, as the output values. The AD660 can also be used with the AD587 10 V reference, using the same configuration shown in Figure 12 to produce a ±10 V output. The highest grade AD587UQ is specified at 5 ppm/° ...

Page 13

... Figure 13. Using the AD660 with the AD688 High Precision ±10 V Reference OUTPUT SETTLING AND GLITCH The AD660 output buffer amplifier typically settles to within 0.0008% FS (1/2 LSB) of its final value in 8 μs for a full-scale step. Figure 14 and Figure 15 show settling for a full-scale and an LSB step, respectively, with a 2 kΩ ...

Page 14

... LBE , when CLR is strobed, sends the DAC output to unipolar zero, a high to bipolar zero.) The AD660 does not recognize the status of HBE when in serial mode. Data is clocked into the input register on the rising edge shown in Figure 3 ...

Page 15

... Figure 17. The MOSI, SCK, and SS pins of the 68HC11 are respectively connected to the DB0/DB8/SIN and LDAC pins of the AD660. The SER pin of the AD660 is tied low causing the first rank latch to be transparent. The majority of the interfacing issues are taken care of in the software initialization ...

Page 16

... AD660, qualified by the coincidence of the input/output request ( IORQ ) and write ( WR ) pins. The least significant address bit (A0) determines if the low or high byte register of the AD660 is active. More significant address bits select between input register loading, DAC output update, and unipolar or bipolar clear. ...

Page 17

... If an external reference is used, this should also be returned to the analog ground single AD660 is used with separate analog and digital ground planes, connect the analog ground plane to AGND and the digital ground plane to DGND keeping lead lengths as short as possible. ...

Page 18

... AD660 OUTLINE DIMENSIONS 24 0.210 (5.33) MAX 0.150 (3.81) 0.130 (3.30) 0.115 (2.92) 0.022 (0.56) 0.018 (0.46) 0.014 (0.36) CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS. 0.005 (0.13) PIN 1 ...

Page 19

... AD660BRZ-REEL −40°C to +85°C AD660SQ −55°C to +125°C 2 AD660SQ/883B −55°C to +125° RoHS Compliant Part. 2 For further details, refer to the AD660SQ/883B military data sheet. 15.60 (0.6142) 15.20 (0.5984 7.60 (0.2992) 7.40 (0.2913) 1 10.65 (0.4193) 12 10.00 (0.3937) 2.65 (0.1043) 2.35 (0.0925) SEATING 0 ...

Page 20

... AD660 NOTES ©1993–2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D01813-0-6/08(B) Rev Page ...

Related keywords