MX25L3235D Macronix International Co., MX25L3235D Datasheet - Page 7

no-image

MX25L3235D

Manufacturer Part Number
MX25L3235D
Description
32m-bit [x 1/x 2/x 4] Cmos Serial Flash
Manufacturer
Macronix International Co.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MX25L3235DM21-10G
Manufacturer:
MXIC
Quantity:
300
Part Number:
MX25L3235DM21-10G
Manufacturer:
MX
Quantity:
1 000
Part Number:
MX25L3235DM2I-10G
Manufacturer:
MXIC
Quantity:
40 000
Part Number:
MX25L3235DM2I-10G
Manufacturer:
MX
Quantity:
20 000
Company:
Part Number:
MX25L3235DM2I-10G
Quantity:
1 700
Part Number:
MX25L3235DM2I-12G
Manufacturer:
MXIC/旺宏
Quantity:
20 000
Part Number:
MX25L3235DMI-128
Manufacturer:
PANASONIC
Quantity:
3 000
Part Number:
MX25L3235DMI-128
Manufacturer:
MX
Quantity:
1 000
Part Number:
MX25L3235DMI-12G
Manufacturer:
MX
Quantity:
582
Part Number:
MX25L3235DMI-12G
Manufacturer:
MXIC
Quantity:
1 000
Part Number:
MX25L3235DMI-12G
Manufacturer:
MX
Quantity:
1 000
Part Number:
MX25L3235DMI-12G
Manufacturer:
MXIC/旺宏
Quantity:
20 000
Part Number:
MX25L3235DZNI-10G
Manufacturer:
MXIC/旺宏
Quantity:
20 000
P/N: PM1383
Table 1. Additional Feature
GENERAL DESCRIPTION
The MX25L3235D are 32,554,432 bit serial Flash memory, which is configured as 4,194,304 x 8 internally. When it is in
two or four I/O read mode, the structure becomes 16,777,216 bits x 2 or 8,388,608 bits x 4. The MX25L3235D feature a
serial peripheral interface and software protocol allowing operation on a simple 3-wire bus. The three bus signals are a clock
input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.
When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and
data output. When it is in four I/O read mode, the SI pin, SO pin, WP# pin and NC pin become SIO0 pin, SIO1 pin, SIO2
pin and SIO3 pin for address/dummy bits input and data output.
The MX25L3235D provides sequential read operation on whole chip.
After program/erase command is issued, auto program/ erase algorithms which program/ erase and verify the specified
page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis,
or word basis for Continuously program mode, and erase command is executes on sector (4K-byte), or block (64K-byte),
or whole chip basis.
To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read
command can be issued to detect completion status of a program or erase operation via WIP bit.
Advanced security features enhance the protection and security functions, please see security features section for more
details.
When the device is not in operation and CS# is high, it is put in standby mode and draws less than 20uA DC current.
The MX25L3235D utilizes MXIC's proprietary memory cell, which reliably stores memory contents even after 100,000
program and erase cycles.
MX25L3235D
Part Name
Additional
Featu-
res
(BP0-BP3)
protection
Protection and Security
Flexible
Block
V
secured OTP
4K-bit
V
(75MHz)
2 I/O
Read
V
Performance
Read
(75MHz)
4 I/O
Read
V
7
(command :
AB hex)
5E (hex)
RES
C2 5E (hex)
(command :
(if ADD=0)
REMS
90 hex)
MX25L3235D
C2 5E (hex)
(command :
(if ADD=0)
REMS2
EF hex)
Identifier
C2 5E (hex)
(command :
(if ADD=0)
REMS4
DF hex)
REV. 1.1, OCT. 14, 2008
C2 5E 16 (hex)
(command:
9F hex)
RDID

Related parts for MX25L3235D