ACS8530T Semtech Corporation, ACS8530T Datasheet

ACS8530T

Manufacturer Part Number

ACS8530T

Description

Synchronous Equipment Timing Source for Stratum 2/3E Systems

Manufacturer

Semtech Corporation

Datasheet

1.ACS8530T.pdf (152 pages)

Current page: 1 of 152
Download datasheet (918Kb)

The ACS8530 is a highly integrated, single-chip solution

for the Synchronous Equipment Timing Source (SETS)

function in a SONET or SDH Network Element. The device

generates SONET or SDH Equipment Clocks (SEC) and

Frame Synchronization clocks. The ACS8530 is fully

compliant with the required international specifications

and standards.

The device supports Free-run, Locked and Holdover

modes. It also supports all three types of reference clock

source: recovered line clock, PDH network, and node

synchronization. The ACS8530 generates independent

SEC and BITS clocks, an 8 kHz Frame Synchronization

clock and a 2 kHz Multi-Frame Synchronization clock.

Two ACS8530 devices can be used together in a Master/

Slave configuration mode allowing system protection

against a single ACS8530 failure.

A microprocessor port is incorporated, providing access to

the configuration and status registers for device setup

and monitoring. The ACS8530 supports IEEE 1149.1

JTAG boundary scan.

Figure 1 Block Diagram of the ACS8530 SETS

Revision 3.02/November 2005 © Semtech Corp.

Description

ADVANCED COMMUNICATIONS

Block Diagram

ADVANCED COMMUNICATIONS

2 x AMI

10 x TTL

2 x PECL/LVDS

Programmable;

64/8 kHz (AMI)

2 kHz

4 kHz

N x 8 kHz

1.544/2.048 MHz

6.48 MHz

19.44 MHz

25.92 MHz

38.88 MHz

51.84 MHz

77.76 MHz

155.52 MHz

TRST

TMS

TDO

TCK

TDI

Selection

14 x SEC

Monitors

1149.1

Control

JTAG

Input

IEEE

Port

and

Generator

Selector

Clock

OCXO

Chip

T4 DPLL/Freq. Synthesis

T0 DPLL/Freq. Synthesis

Divider, 1/n

n = 1 to 2

Priority

Optional

Table

PFD

[5]

Microprocessor

FINAL

Digital

FINAL

Loop

Filter

Loop

Filter

Page 1

Port

Features

DTO

Synchronous Equipment Timing Source for

Suitable for Stratum 2, 3E, 3, 4E and 4 and SONET

Minimum Clock (SMC) or SONET/SDH Equipment

Clock (SEC) applications (to Telcordia 1244-CORE

Stratum 3E, and GR-253

Type III and G.813

Accepts 14 individual input reference clocks, all with

robust input clock source quality monitoring

Simultaneously generates nine output clocks, plus

two sync pulse outputs

Absolute Holdover accuracy better than 3 x 10

(manual), 7.5 x 10

stability defined by choice of external XO

Programmable PLL bandwidth, for wander and jitter

tracking/attenuation, 0.5 mHz to 70 Hz in 18 steps

Automatic hit-less source switchover on loss of input

Phase Transient Protection and Phase Build-out on

locked to reference and on reference switching

Microprocessor interface - Intel, Motorola, Serial,

Multiplexed, or boot from EPROM

Output phase adjustment in 6 ps steps up to ±200 ns

IEEE 1149.1 JTAG

Single 3.3 V operation. 5 V tolerant

Available in LQFP 100 package

Lead (Pb) - free version available (ACS8530T), RoHS

and WEEE compliant.

(feedback)

Frequency

TO APLL

T0 APLL

(output)

Dividers

T4 APLL

Dividers

[5]

[11]

-14

Boundary Scan

(instantaneous); Holdover

Output

specifications)

Ports

TO1

TO7

TO8

TO9

TO10

TO11

[17]

Stratum 2/3E Systems

ACS8530 SETS

, and ITU-T G.812

F8530D_001BLOCKDIA_09

T08: AMI

TO9: E1/DS1

Outputs

T01-TO7:

E1/DS1 (2.048/

1.544 MHz)

and frequency

multiples:

1.5 x, 2 x, 3 x

4 x, 6 x, 12 x

16 x and 24 x

E3/DS3

2 kHz

8 kHz

and OC-N* rates

TO10: 8 kHz

(FrSync)

TO11: 2 kHz

(MFrSync)

OC-N* rates =

OC-1 51.84 MHz

OC-3 155.52 MHz

and derivatives:

6.48 MHz

19.44 MHz

25.92 MHz

38.88 MHz

51.84 MHz

77.76 MHz

155.52 MHz

311.04 MHz

DATASHEET

www.semtech.com

[10]

-10

[19]

Related parts for ACS8530T

Related keywords

ACS8530T datasheet
ACS8530T data sheet
ACS8530T pdf datasheet
ACS8530T component
ACS8530T part
ACS8530T distributor
ACS8530T RoHS
ACS8530T datasheet download