isp1160 NXP Semiconductors, isp1160 Datasheet - Page 24

no-image

isp1160

Manufacturer Part Number
isp1160
Description
Isp1160 Embedded Universal Serial Bus Host Controller
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
isp1160/01
Manufacturer:
PHILIPS
Quantity:
8
Part Number:
isp1160/01
Quantity:
10
Part Number:
isp1160/01
Manufacturer:
ST
0
Part Number:
isp1160/01
Manufacturer:
ST
Quantity:
20 000
Part Number:
isp1160/03
Manufacturer:
ST
0
Part Number:
isp1160BD
Manufacturer:
PHILIPS
Quantity:
465
Part Number:
isp1160BD
Manufacturer:
PHI/PB
Quantity:
1 941
Part Number:
isp1160BD
Manufacturer:
PHI/PB
Quantity:
676
Part Number:
isp1160BD
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
isp1160BD/01
Manufacturer:
ROHM
Quantity:
62 820
Part Number:
isp1160BD/01
Manufacturer:
NXP
Quantity:
1 000
Part Number:
isp1160BD/01
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
isp1160BD01-T
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
isp1160BD01TM
Manufacturer:
ST
Quantity:
20 000
Part Number:
isp1160BM
Manufacturer:
TI
Quantity:
19
Philips Semiconductors
9397 750 13963
Product data
9.4.2 Data organization
The data transfer can be done via the PIO mode or the DMA mode. The data transfer
rate can go up to 15 Mbyte/s. In the DMA operation, the single-cycle or multi-cycle
burst modes are supported. Multi-cycle burst modes of 1, 4 or 8 cycles per burst are
supported for the ISP1160.
PTD data is used for every data transfer between a microprocessor and the USB bus,
and the PTD data resides in the buffer RAM. For an OUT or SETUP transfer, the
payload data is placed just after the PTD, after which the next PTD is placed. For an
IN transfer, RAM space is reserved for receiving a number of bytes that is equal to the
total bytes of the transfer. After this, the next PTD and its payload data are placed
(see
Remark: The PTD is defined for both the ATL and ITL type data transfer. For ITL, the
PTD data is put into ITL buffer RAM, and the ISP1160 takes care of the Ping-Pong
action for the ITL buffer RAM access.
The PTD data (PTD header and its payload data) is a structure of DWORD alignment.
This means that the memory address is organized in blocks of 4 bytes. Therefore, the
first byte of every PTD and the first byte of every payload data are located at an
address that is a multiple of 4.
payload data is 14 bytes long, meaning that the last byte of the payload data is at the
location 15H. The next addresses (16H and 17H) are not multiples of 4. Therefore,
the first byte of the next PTD will be located at the next multiple-of-four address (18H).
Fig 18. Buffer RAM data organization.
Figure
18).
Rev. 05 — 24 December 2004
bottom
top
Figure 19
payload data of OUT transfer
payload data of OUT transfer
empty space for IN total data
PTD of OUT transfer
PTD of OUT transfer
PTD of IN transfer
RAM buffer
illustrates an example in which the first
MGT952
Embedded USB Host Controller
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
000H
7FFH
ISP1160
24 of 88

Related parts for isp1160