mc33910bac/r2 Freescale Semiconductor, Inc, mc33910bac/r2 Datasheet - Page 31

• Manufacturer Part Number: mc33910bac/r2
• Description: Lin System Basis Chip With 2x60ma High Side Drivers
• Manufacturer: Freescale Semiconductor, Inc

SPI AND CONFIGURATION
microcontroller (master) and the 33910.
transfer is prepared.
transfer and puts the MISO in the low-impedance state and
latches the analog status data (Register read data).
moved to MISO/MOSI pins. With the falling edge of the SPI
clock (SCLK) the data is sampled by the receiver.
edges are present during the active (low) phase of
Analog Integrated Circuit Device Data
Freescale Semiconductor
The SPI creates the communication link between a
The interface consists of four pins (see
•
• MOSI — Master-Out Slave-In
During the inactive phase of the
The falling edge of the
With the rising edge of the SPI clock (SCLK), the data is
The data transfer is only valid if exactly 8 sample clock
CS
— Chip Select
SCLK
MOSI
MISO
Change MISO/MISO Output
CS
Read Data Latch
Rising Edge of SCLK
CS
indicates the start of a new data
CS
(HIGH), the new data
LOGIC COMMANDS AND REGISTERS
Figure
VMS LINS HSS
A3
19):
Falling Edge of SCLK
Sample MISO/MISO Input
CS
Figure 19. SPI Protocol
A2
.
A1
Register Read Data
Register Write Data
–
A0
The master sends 4 bits of address (A3:A0) + 4 bits of control
information (C3:C0) and the slave replies with 3 system
status bits and one not defined bit (VMS,LINS,HSS,n.d.) + 4
bits of status information (S3:S0).
the transfer and latches the write data (MOSI) into the
register. The
state.
condition. Reset condition is the condition causing the bit to
be set to its reset value. The main reset conditions are:
and BATFAIL flag sets.
• MISO — Master-In Slave-Out
• SCLK— Serial Clock
A complete data transfer via the SPI consists of 1 byte.
The rising edge of the chip select
Register reset values are described along with the reset
- Power-On Reset (POR): level at which the logic is reset
- Reset Mode
- Reset done by the RST pin (ext_reset)
C3
S3
C2
S2
CS
C1
high forces MISO to the high-impedance
S1
C0
S0
LOGIC COMMANDS AND REGISTERS
FUNCTIONAL DEVICE OPERATIONS
Write Data Latch
CS
indicates the end of
33910
31