pnx8510 NXP Semiconductors, pnx8510 Datasheet - Page 50

no-image

pnx8510

Manufacturer Part Number
pnx8510
Description
Analog Companion Chip
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pnx8510HW/B1
Manufacturer:
Avocent
Quantity:
187
Part Number:
pnx8510HW/B1
Manufacturer:
PHI
Quantity:
1 000
Part Number:
pnx8510HW/B1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
Table 29:
* indicates not present in secondary video channel
9397 750 12612
Product data
Bit
7:0
Offset 0x67 - L21O0
7:0
Offset 0x68 - L21O1
7:0
Offset 0x69 - L21E0
7:0
Offset 0x6A - L21E1
7:0
Offset 0x6B - Must be initialized to zero.
Offset 0x6C - TRGCTL1*
7:0
Offset 0x6D - TRGCTL2*
7:5
4:0
Offset 0x6E - MULTICTL
7
6
5:4
Symbol
0x63=FSC0
0x64=FSC1
0x65=FSC2
0x66=FSC3
L21O0
L21O1
L21E0
L21E1
HTRIG
HTRIG
VTRIG
Unused
BLCKON
PHRES
PNX8510/11 video registers
Access Value
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
…continued
0x2A0
98ACB
0x0
0x0
0x0
0x0
0x01
0x1
0x0
-
0
0x2
Rev. 04 – 12 January 2004
Description
ffsc: subcarrier frequency (in multiples of line frequency)
fllc: clock frequency (in multiples of line frequency)
FSC = round ((ffsc/fllc)x2^32)
FSC3 most significant byte
FSC0 least significant byte
NTSC-M: ffsc 227.5, fllc 1716 -> FSC = 21F07C1F
PAL-B/G: ffsc 283.7516, fllc 1728 -> FSC = 2A098ACB
SECAM: ffsc 274.304, fllc 1728 -> FSC = 28A33BB2
First byte of closed captioning data, odd field
Second byte of closed captioning data, odd field
First byte of closed captioning data, even field
Second byte of closed captioning data, even field
Sets horizontal trigger phase related to encoder input.
Values above 1715 (FISE=1) or 1727 (FISE=0) are not allowed.
Increasing HTRIG decreases delay as of all internally generated
timing signals. This register is for the SD path.
Reference mark: analog output horizontal sync (leading slope)
coincides with active edge of RCV used for triggering at
HTRIG=0x398.
Sets horizontal trigger phase related to encoder input.This register
is for the SD path.
Increasing VTRIG decreases delays of all internally generated
timing signals measured in half lines.
Variation range of VTRIG = 0 to 0x1F
0 = Encoder in normal operation mode
1 = Output signal is forced to blanking level. This doesn’t shutdown
the sync and leaves it running.
Selects the phase reset mode of the color subcarrier.
00 = No phase reset or reset via RTC
01 = Phase reset every two lines
10 = Reset every eight fields
11 = Reset every four fields
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
PNX8510/11
Analog companion chip
50 of 92

Related parts for pnx8510