at88sa102s ATMEL Corporation, at88sa102s Datasheet - Page 10

no-image

at88sa102s

Manufacturer Part Number
at88sa102s
Description
Cryptoauthentication
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
at88sa102s-TSU-DO-T
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at88sa102s-TSU-EL-T
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at88sa102s-TSU-T
Manufacturer:
ATMEL
Quantity:
10 000
Part Number:
at88sa102s-TSU-T
Manufacturer:
Lattron
Quantity:
2 257
Part Number:
at88sa102s-TSU-T
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
3.1.
3.1.1. Command Timing
10
IO Flags
The system is always the bus master, so before any IO transaction, the system must send an 8 bit flag to the chip to
indicate the IO operation that is to be performed, as follows:
All other values are reserved and will be ignored.
As the single signal wire may be shared with a CryptoAuthentication host chip, the AT88SA102S chip includes a
PauseLong command which causes it to ignore all activity on the signal pin until the expiration of the watchdog timer.
After a command flag is transmitted, a command block should be sent to the chip. During parsing of the parameters
and subsequent execution of a properly received command, the chip will be busy and not respond to transitions on the
signal pin. The delays for these operations are listed in the table below:
Table 5.
In this document, t
chip.
AT88SA102S [Preliminary]
Value
0x77
0x88
0xCC
Parsing Delay
MacDelay
MemoryDelay
Fuse Delay
SecureDelay
PersonalizeDelay
Parameter
Name
Command
Transmit
Sleep
Command Timing
EXEC
t
t
t
t
t
t
PARSE
EXEC_MAC
EXEC_READ
EXEC_SECURE
PERSON
EXEC_FUSE
Symbol
is used as shorthand for the delay corresponding to whatever command has been sent to the
Meaning
After this flag, the system starts sending a command block to the chip. The first bit of the
block can follow immediately after the last bit of the flag.
After a turn-around delay, the chip will start transmitting the response block for a previously
transmitted command block.
Upon receipt of a sleep flag, the chip will enter a low power mode until the next wake token
is received.
Min Max
150
15
50
13
0
7
100
300
50
30
26
15
Unit
ms
ms
ms
μs
μs
μs
Delay to check CRC and parse opcode and parameters
before an error indication will be available
Delay to execute MAC command
Delay to execute Read command
Delay to execute BurnFuse command
Delay to execute BurnSecure command
Delay to execute GenPersonalizationKey
Notes
8584A–SMEM–03/09

Related parts for at88sa102s