m58lt256jsb STMicroelectronics, m58lt256jsb Datasheet - Page 38

• Manufacturer Part Number: m58lt256jsb
• Description: 256 Mbit 16 Mb 16, Multiple Bank, Multilevel, Burst 1.8 V Supply, Secure Flash Memories
• Manufacturer: STMicroelectronics

Configuration Register
6
6.1
6.2
38/108
Configuration Register
The Configuration Register configures the type of bus access that the memory performs.
Refer to
The Configuration Register is set through the command interface using the Set
Configuration Register command. After a reset or power-up the device is configured for
asynchronous read (CR15 = 1). The Configuration Register bits are described in
The bits specify the selection of the burst length, burst type, burst X latency and the read
operation. Refer to Figures
Read select bit (CR15)
The read select bit, CR15, switches between asynchronous and synchronous read
operations.
When the read select bit is set to ’1’, read operations are asynchronous. When the read
select bit is set to ’0’, read operations are synchronous.
Synchronous burst read is supported in both parameter and main blocks and can be
performed across banks.
On reset or power-up the read select bit is set to ’1’ for asynchronous access.
X latency bits (CR13-CR11)
The X latency bits are used during synchronous read operations to set the number of clock
cycles between the address being latched and the first data becoming available. Refer to
Figure 5: X latency and data output configuration
For correct operation the X latency bits can only assume the values in
Configuration
Table 10
the device and the frequency used to read the Flash memory in synchronous mode.
Table 10.
Section 7
shows how to set the X latency parameter, taking into account the speed class of
30 MHz
40 MHz
52 MHz
fmax
X latency settings
Register.
for details on read operations.
5
and
6
for examples of synchronous burst configurations.
t
33 ns
25 ns
19 ns
K
min
example.
M58LT256JST, M58LT256JSB
X latency min
Table 11:
3
4
5
Table 11