78p2343jat Teridian Semiconductor Corporation, 78p2343jat Datasheet - Page 4

• Manufacturer Part Number: 78p2343jat
• Description: 3-port E3/ds3/sts-1 With Jitter Attenuator
• Manufacturer: Teridian Semiconductor Corporation

78P2343JAT
3-port E3/DS3/STS-1 LIU
with Jitter Attenuator
B3ZS/HDB3 ENDEC WITH LINE CODE VIOLATION
DETECT
The 78P2343JAT includes a selectable B3ZS/HDB3
Encoder/Decoder (ENDEC). The ENDEC function
can be enabled or disabled through pin selection or
register setting as shown below.
When the ENDEC
generates a composite NRZ logic data stream
following the B3ZS (for DS3/STS-1) or HDB3 (for E3)
substitution codes via the RPOSx pins:
The decoder also detects Receive Line Code
Violations (RLCV) and outputs a pulse via the
RNEG pin.
violations are detected.
1)
2)
3)
When the ENDEC is disabled, the 78P2343JAT
outputs a dual rail data stream via the RPOSx and
RNEGx pins.
providing the ENDEC function typically detects Line
Code Violations.
Page 4 of 37
ENDECB
bit/pin
1 / H
0 / L
Too many zeros:
consecutive zeros in B3ZS (HDB3) mode.
Not enough zeros between bipolar pulse (B)
and bipolar violation pulse (V): (B,V) for B3ZS.
(B,V) or (B,0,V) for HDB3.
Code violation: Even number of bipolar pulses
(B) detected between bipolar violation pulses
(V).
Three different classes of line code
Positive AMI
In this mode, the Framer/Mapper
NRZ data
RPOSx
is
More than two (three)
enabled, the decoder
Receive Line Code
Violation Indicator

Negative AMI
2005 Teridian Semiconductor Corporation
RNEGx
On the transmit side, when the ENDEC is enabled,
NRZ input data is encoded to Positive and Negative
AMI logic data following the B3ZS (for DS3/STS-1)
or HDB3 (for E3) substitution codes. The NRZ data
is input to the TPOS pin as shown below:
TRANSMITTER OPERATION
Transmitters 1-3 are enabled by their corresponding
TXEN bit. When enabled, each transmitter accepts
logic level clock and data signals and generates
current pulses on the LOUTPx and LOUTNx pins.
When properly connected to a 1:2CT center-tapped
transformer, a standards compliant AMI pulse is
generated which can drive a 75 coaxial cable.
When the recommended transformer is used and
when DS3 mode is selected, the transmitted pulse
shape at the end of the 75 terminated cable of 0 to
450 feet will fit the DS3 template in ANSI T1.102-
1993 and Telcordia GR-499-CORE. For STS-1
applications, the transmitted pulse for a short cable
meets the requirements of Telcordia GR-253-CORE.
For E3 applications, the transmitted pulse for a short
cable meets the requirements of ITU-T G.703.
In either DS3 and STS-1 modes, the LBOx pin or
LBO bit should be set high for short cable (< 225 ft),
and should be set low for long cable (> 225 ft). The
LBO settings are ignored in E3 mode.
RCLK/TCLK POLARITY REVERSAL
To simplify the interface with various framer circuitry,
TCLK polarity can be internally inverted by setting
the TCLKP bit, and RCLK polarity can be inverted
by setting the RCLKP bit. Both bits are located in
the Master Control Register (MSCR).
REMOTE (DIGITAL) LOOPBACK
When the Register Control bit, REGEN, is disabled
and the LPBKx pin is floating; or when the Register
Control bit, REGEN, is enabled and the RLBK bit is
set, RCLKx, RNEGx, and RPOSx outputs are
internally looped back to the TCLKx, TNEGx, and
TPOSx inputs respectively.
ENDECB
bit/pin
1 / H
0 / L
Positive AMI
NRZ data
TPOSx
Negative AMI
‘Don’t Care’
TNEGx
Rev 2.2