xr16v598 Exar Corporation, xr16v598 Datasheet - Page 36

no-image

xr16v598

Manufacturer Part Number
xr16v598
Description
2.25v To 3.6v High Performance Octal Uart With 16-byte Fifo
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xr16v598IQ100-F
Manufacturer:
EXAR
Quantity:
10
Part Number:
xr16v598IQ100-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16v598IQ100-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
XR16V598
2.25V TO 3.6V HIGH PERFORMANCE OCTAL UART WITH 16-BYTE FIFO
FCR[3]: DMA Mode Select
This bit has no effect since TXRDY and RXRDY pins are not available in this device. It is provided for legacy
software compatibility.
FCR[2]: TX FIFO Reset
This bit is only active when FCR bit-0 is active.
FCR[1]: RX FIFO Reset
This bit is only active when FCR bit-0 is active.
FCR[0]: TX and RX FIFO Enable
The Line Control Register is used to specify the asynchronous data communication format. The word or
character length, the number of stop bits, and the parity are selected by writing the appropriate bits in this
register.
LCR[7]: Baud Rate Divisors Enable
Baud rate generator divisor (DLL, DLM, DLD) enable.
4.6
Logic 0 = Set DMA to mode 0 (default).
Logic 1 = Set DMA to mode 1.
Logic 0 = No transmit FIFO reset (default).
Logic 1 = Reset the transmit FIFO pointers and FIFO level counter logic (the transmit shift register is not
cleared or altered). This bit will return to a logic 0 after resetting the FIFO.
Logic 0 = No receive FIFO reset (default).
Logic 1 = Reset the receive FIFO pointers and FIFO level counter logic (the receive shift register is not
cleared or altered). This bit will return to a logic 0 after resetting the FIFO.
Logic 0 = Disable the transmit and receive FIFO (default).
Logic 1 = Enable the transmit and receive FIFOs. This bit must be set to logic 1 when other FCR bits are
written or they will not be programmed.
Logic 0 = Data registers are selected (default).
Logic 1 = Divisor latch registers (DLL, DLM and DLD) are selected.
Line Control Register (LCR) - Read/Write
B
FCR
IT
0
0
1
1
-7
T
ABLE
B
FCR
IT
0
1
0
1
14: T
-6
RANSMIT AND
B
FCR
IT
0
0
1
1
-5
FCR
BIT
0
1
0
1
R
-4
ECEIVE
R
ECEIVE
1(default)
FIFO T
L
EVEL
14
4
8
36
T
RIGGER
RIGGER
T
T
RIGGER
ABLE AND
T
1(default)
RANSMIT
14
4
8
L
EVEL
L
EVEL
16C550, 16C2550,
16C2552, 16C554,
16C580 compatible
S
C
ELECTION
OMPATIBILITY
REV. 1.0.2

Related parts for xr16v598