m1a3pe1500 Actel Corporation, m1a3pe1500 Datasheet - Page 15
m1a3pe1500
Manufacturer Part Number
m1a3pe1500
Description
Proasic3e Flash Family Fpgas With Optional Soft Arm Support
Manufacturer
Actel Corporation
Datasheet
1.M1A3PE1500.pdf
(152 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
m1a3pe1500-1FG484
Manufacturer:
Microsemi SoC
Quantity:
10 000
Company:
Part Number:
m1a3pe1500-1FG484I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Company:
Part Number:
m1a3pe1500-1FG676
Manufacturer:
Microsemi SoC
Quantity:
10 000
Company:
Part Number:
m1a3pe1500-1FG676I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Company:
Part Number:
m1a3pe1500-1FGG484
Manufacturer:
Microsemi SoC
Quantity:
10 000
Table 2-4 •
V
2.7 V or less
3 V
3.3 V
3.6 V
Notes:
1. Based on reliability requirements at 85°C.
2. The duration is allowed at one out of six clock cycles. If the overshoot/undershoot occurs at one out of two
3. The device meets overshoot/undershoot specification requirements for PCI inputs with V
CCI
cycles, the maximum overshoot/undershoot has to be reduced by 0.15 V.
maximum, whereas the average toggling of inputs at one-sixth of PCI frequency is considered.
and VMV
I/O Power-Up and Supply Voltage Thresholds for Power-On Reset
(Commercial and Industrial)
Sophisticated power-up management circuitry is designed into every ProASIC3E device. These
circuits ensure easy transition from the powered-off state to the powered-up state of the device.
The many different supplies can power up in any sequence with minimized current spikes or surges.
In addition, the I/O will be in a known state through the power-up sequence. The basic principle is
shown in
There are five regions to consider during power-up.
ProASIC3E I/Os are activated only if ALL of the following three conditions are met:
V
Ramping up: 0.6 V < trip_point_up < 1.2 V
Ramping down: 0.5 V < trip_point_down < 1.1 V
V
Ramping up: 0.6 V < trip_point_up < 1.1 V
Ramping down: 0.5 V < trip_point_down < 1 V
V
specifically built-in hysteresis prevents undesirable power-up oscillations and current surges. Note
the following:
Overshoot and Undershoot Limits
CC
CCI
CC
1. V
2. V
3. Chip is in the operating mode.
•
•
Trip Point:
and V
Trip Point:
During programming, I/Os become tristated and weakly pulled up to V
JTAG supply, PLL power supplies, and charge pump V
behavior.
CC
CCI
Figure 2-1 on page
CCI
and V
> V
ramp-up trip points are about 100 mV higher than ramp-down trip points. This
CC
CCI
– 0.75 V (typical)
are above the minimum specified trip points
Average V
as a Percentage of Clock Cycle
Undershoot Duration
2-4.
CCI
–GND Overshoot or
10%
10%
10%
10%
5%
5%
5%
5%
1
v1.2
2
ProASIC3E DC and Switching Characteristics
PUMP
(Figure 2-1 on page
supply have no influence on I/O
Maximum Overshoot/
Undershoot
CCI
1.49 V
1.19 V
0.79 V
0.88 V
0.45 V
0.54 V
1.4 V
1.1 V
.
CCI
3.45 V at 85°C
2-4).
2
2 - 3