X3100PT-V XICOR [Xicor Inc.], X3100PT-V Datasheet

no-image

X3100PT-V

Manufacturer Part Number
X3100PT-V
Description
3 or 4 Cell Li-Ion Battery Protection and Monitor IC
Manufacturer
XICOR [Xicor Inc.]
Datasheet
Preliminary Information
DESCRIPTION
The X3100 is a protection and monitor IC for use in
battery packs consisting of 4 series Lithium-Ion
battery cells. The X3101 is designed to work in 3 cell
applications. Both devices provide internal over-
charge, over-discharge, and over-current protection
circuitry, internal EEPROM memory, an internal
voltage regulator, and internal drive circuitry for
external FET devices that control cell charge,
discharge, and cell voltage balancing.
Over-charge,
thresholds reside in an internal EEPROM memory
register and are selected independently via software
using a 3MHz SPI serial interface. Detection and time-
out delays can also be individually varied using
external capacitors.
FUNCTIONAL DIAGRAM
Preliminary
FEATURE
• Software Selectable Protection Levels and
• Integrated FET Drive Circuitry
• Cell Voltage and Current Monitoring
• 0.5% Accurate Voltage Regulator
• Integrated 4kbit EEPROM
• Flexible Power Management with 1µA Sleep
• Cell Balancing Control
REV 1.1.8 12/10/02
VCELL4/VSS
Variable Protect Detection/Release Times
Mode
3 or 4 Cell Li-Ion BATTERY PACKS
VCELL1
VCELL2
VCELL3
CB1
CB2
CB3
CB4
A V A I L A B L E
A
PPLICATION
over-discharge,
Over-discharge
Over-charge
Protection
Circuits
Sense
3 or 4 Cell Li-Ion Battery Protection and Monitor IC
VSS
N
OTE
Current Sense
VCS1 VCS2
Over-current
Protection &
Sample Rate
Protection
and
Timer
over-current
VCC
X3100/X3101
OVT UVT OCT
Protection Circuit
Internal Voltage Regulator
& Configuration
Timing Control
www.xicor.com
RGP
Power On reset &
Status Register
Regulator
5VDC
RGC RGO
BENEFIT
• Optimize protection for chosen cells to allow
• Reduce component count and cost
• Simplify implementation of gas gauge
• Accurate voltage and current measurements
• Record battery history to optimize gas gauge,
• Reduce power to extend battery life
• Increase battery capacity and improve cycle life
Using an internal analog multiplexer, the X3100 or
X3101 allow battery parameters such as cell voltage
and current (using a sense resistor) to be monitored
externally by a separate microcontroller with A/D
converter. Software on this microcontroller implements
gas gauge and cell balancing functionality in software.
The X3100 and X3101 contain a current sense
amplifier. Selectable gains of 10, 25, 80 and 160 allow
an external 10 bit A/D converter to achieve better
resolution than a more expensive 14 bit converter.
An
IDLock
written battery cell/pack data.
The X3100 and X3101 are each housed in a 28 Pin
TSSOP package.
maximum use of pack capacity.
track pack failures and monitor system use
battery life
internal
, allows the designer to partition and “lock in”
UVP/OCP
Configuration
Register
FET Control
4kbit
Circuitry
Characteristics subject to change without notice.
OVP/LMON
EEPROM
EEPROM
Register
Control
4 cell / 3 cell
4 kbit
memory
Analog
MUX
SPI
I/F
featuring
1 of 40
AS0
AS1
AS2
AO
S0
SCK
CS
SI

Related parts for X3100PT-V

X3100PT-V Summary of contents

Page 1

A N PPLICATION OTE Cell Li-Ion BATTERY PACKS Preliminary Preliminary Information Cell Li-Ion Battery Protection and Monitor IC FEATURE • Software Selectable Protection Levels and ...

Page 2

X3100/X3101 – Preliminary Information PRINCIPLES OF OPERATION The X3100 and X3101 provide two distinct levels of functionality and battery cell protection: First, in Normal mode, the device periodically checks each cell for an over-charge and over-discharge state, while continuously watching ...

Page 3

X3100/X3101 – Preliminary Information Cell Voltage Balancing Control (CB1-CB4): These outputs are used to switch external FETs in order to perform cell voltage balancing control. This function can be used to adjust individual cell voltages (e.g. during cell charging). CB1–CB4 ...

Page 4

X3100/X3101 – Preliminary Information —Load Monitor (LMON) In Over-current Protection mode, a small test current (7.5µA typ.) is passed out of this pin to sense the load resistance. The measured load resistance determines whether or not the X3100 or X3101 ...

Page 5

X3100/X3101 – Preliminary Information Figure 1. Typical Application Circuit REV 1.1.8 12/10/02 www.xicor.com Characteristics subject to change without notice ...

Page 6

X3100/X3101 – Preliminary Information ( the order of 1MΩ should be used to ensure that PU the charge FET is completely turned OFF when OVP/ LMON The capacitors on the CELL1 in a ...

Page 7

X3100/X3101 – Preliminary Information Figure 2. Power Up Timing (Initial Power Up or after Sleep Mode) V SLR VCC 0V V RGO 0V Voltage Regulator Output Status (Internal Signal) VRGS Over-current Detection Status (Internal Signal) OCDS Status Register Bit 0 ...

Page 8

X3100/X3101 – Preliminary Information CONFIGURATION REGISTER The X3100 and X3101 can be configured for specific user requirements using the Configuration Register. Table 1. Configuration Register Functionality Bit(s) Name 0-5 – (don’t care) Switch Cell Charge Enable 6 SWCEN threshold function ...

Page 9

X3100/X3101 – Preliminary Information Table 8. Cell Charging Threshold Voltage Selection. Configuration Register Bits VCE1 VCE0 Cell Number Selection The X3100 is designed to operate with four (4) Li-Ion battery cells. The ...

Page 10

X3100/X3101 – Preliminary Information Figure 4. Writing to Configuration Register Power Up Data Recalled from Shadow EEPROM to SRAM Configuration Register (SRAM=Old Value) WCFIG (New Value) Configuration Register (Sram=New Value) Store (New Value Shadow EEPROM Power Down Power ...

Page 11

X3100/X3101 – Preliminary Information Current Sense Gain (CSG1, CSG0) These bits set the gain of the current sense amplifier. These are x10, x25, x80 and x160. For more detail, see section “Current Monitor Function” on page 20. Table 14. Current ...

Page 12

X3100/X3101 – Preliminary Information Bit 1 of the status register simply indicates whether or not the X3100 or X3101 is in over-discharge protection mode. Bit 2 of the status register (CCES+OVDS) indicates the status of two conditions of the X3100 ...

Page 13

X3100/X3101 – Preliminary Information over-charge and over-discharge protection circuitry is on for approximately 2ms in each 125ms period. Over- current monitoring is continuous. In monitor mode (see page 20) over-charge and over-discharge monitoring is also continuous. Over-charge Protection The X3100 ...

Page 14

X3100/X3101 – Preliminary Information Table 20. Over-charge Protection Mode—Event Diagram Description Event — Discharge FET is ON (UVP/OCP=V — Charge FET is ON (OVP/LMON=V [0,1) — All cell voltages (V — The device is in normal operation mode (i.e. not ...

Page 15

X3100/X3101 – Preliminary Information Over-discharge Protection If V < for a time exceeding T CELL UV said over-discharge state (Figure 6). In this instance, the X3100 and X3101 automatically switch the discharge FET OFF ...

Page 16

X3100/X3101 – Preliminary Information Figure 6. Over-discharge Protection Mode—Event Diagram VCC VCELL V UV UVP/OCP OVP/LMON RGO Event 0 Note 1: If SWEN=0 and V < then OVP/LMON stays high and charging is prohibited. CELL CE Note 2: ...

Page 17

X3100/X3101 – Preliminary Information Table 22. Over-discharge Protection Mode—Event Diagram Description (Continued) Event While device is in sleep (in over-discharge protection) mode: — The power to ALL internal circuits is switched OFF limiting power consumption to less than 1µA. (2,3) ...

Page 18

X3100/X3101 – Preliminary Information Over-Current Protection In addition to monitoring the battery cell voltages, the X3100 and X3101 continually monitor the voltage VCS (VCS –VCS ) across the current sense resistor VCS > V for ...

Page 19

X3100/X3101 – Preliminary Information Figure 8. Over-Current Protection Mode—Event Diagram Normal Operation Mode VCS UVP/OCP Event 0 1 Table 24. Over-Current Protection Mode—Event Diagram Description Event — Discharge FET is ON (OCP=Vss). Battery ...

Page 20

X3100/X3101 – Preliminary Information Table 24. Over-Current Protection Mode—Event Diagram Description (Continued) Event — The device detects the load resistance has risen above 250k — Voltages P+ and VCS — The test current from pin OVP/LMON is stopped (I [3] ...

Page 21

X3100/X3101 – Preliminary Information of four input resistors to Op Amp OP1. The feedback resistors remain constant. This ratio of input to feedback resistors determines the gain. Putting external resistors in series with the inputs reduces the gain of the ...

Page 22

X3100/X3101 – Preliminary Information can be executed only after times t time) and t (power up to write time) respectively. PUW IDLock is a programmable locking mechanism which allows the user to lock data in different portions of the EEPROM ...

Page 23

X3100/X3101 – Preliminary Information Table 30. X3100/X3101 Instruction Set Instruction Instruction Name Format* WREN 0000 0110 WRDI 0000 0100 EEWRITE 0000 0010 EEREAD STAT 0000 0101 EEREAD 0000 0011 WCFIG 0000 1001 WCNTR 0000 1010 RDSTAT 0000 1011 SET IDL ...

Page 24

X3100/X3101 – Preliminary Information EEPROM Write Sequence (EEWRITE) Prior to any attempt to write data into the EEPROM of the X3100 or X3101, the “Write Enable” latch must first be set by issuing the WREN instruction (See Table 30 and ...

Page 25

X3100/X3101 – Preliminary Information Figure 13. EEPROM Page Write (EEWRITE) Operation Sequence SCK EEWRITE Instruction SCK Data Byte ...

Page 26

X3100/X3101 – Preliminary Information EEPROM Read Sequence (EEREAD) When reading from the X3100 or X3101 EEPROM memory first pulled LOW to select the device. The 8- bit EEREAD instruction is transmitted to the X3100 or X3101, followed by ...

Page 27

X3100/X3101 – Preliminary Information Write Configuration Register (WCFIG) The Write Configuration Register (WCFIG) instruction updates the static part of the Configuration Register. These new values take effect immediately, for example writing a new Over-discharge voltage limit. However, to make these ...

Page 28

X3100/X3101 – Preliminary Information Read Status Register (RDSTAT) The Read Status Register (RDSTAT) command returns the status of the X3100 or X3101. The Status Register contains three bits that indicate whether the voltage regulator is stabilized, and if there are ...

Page 29

X3100/X3101 – Preliminary Information ABSOLUTE MAXIMUM RATINGS Symbol Storage temperature Operating temperature DC output current Lead temperature (soldering 10 seconds) VCC Power supply voltage VCELL Cell voltage Terminal voltage (Pins: SCK, SI, SO, CS, AS0, AS1, AS2, VCS1, V TERM1 ...

Page 30

X3100/X3101 – Preliminary Information OPERATING CHARACTERISTICS X3100 (Over the recommended operating conditions unless otherwise specified) Description 5V regulated voltage 5VDC voltage regulator current limit V supply current ( supply current ( supply current ( ...

Page 31

X3100/X3101 – Preliminary Information Description Over-current mode detection voltage (Default in Boldface) Over-current mode detection time Over-current mode release time Load resistance over-current mode release condition Cell charge threshold voltage X3100 wake-up voltage (For Vcc above this voltage, the device ...

Page 32

X3100/X3101 – Preliminary Information OPERATING CHARACTERISTICS X3101 (Over the recommended operating conditions unless otherwise specified) Description 5V regulated voltage 5VDC voltage regulator current limit I V supply current ( supply current ( supply current (3) CC ...

Page 33

X3100/X3101 – Preliminary Information Description Over-current mode detection voltage (Default in Boldface) Over-current mode detection time Over-current mode release time Load resistance over-current mode release condition Cell charge threshold voltage X3100 wake-up voltage (For Vcc above this voltage, the device ...

Page 34

X3100/X3101 – Preliminary Information POWER-UP TIMING Symbol (6) t Power-up to SPI read operation (RDSTAT, EEREAD STAT) PUR (6) t Power-up to SPI write operation (WREN, WRDI, EEWRITE, WCFIG, SET IDL, WCNTR) PUW1 (6) t Power-up to SPI write operation ...

Page 35

X3100/X3101 – Preliminary Information A.C. CHARACTERISTICS (Over the recommended operating conditions, unless otherwise specified.) SERIAL INPUT TIMING Symbol Parameter f Clock frequency SCK t Cycle time CYC t CS lead time LEAD t CS lag time LAG t Clock HIGH ...

Page 36

X3100/X3101 – Preliminary Information Serial Output Timing Symbol Parameter f Clock Frequency SCK t Output Disable Time DIS t Output Valid from Clock LOW V t Output Hold Time HO (11) t Output Rise Time RO (11) t Output Fall ...

Page 37

X3100/X3101 – Preliminary Information Analog Output Response Time Symbol t AO Output Stabilization Time (Voltage Source Change) VSC t AO Output Stabilization Time (Current Sense Gain Change) CSGO Control Outputs Response Time (UVP/OCP, OVP/MON, CB4 CB3, CB2, CB1, ...

Page 38

X3100/X3101 – Preliminary Information TYPICAL OPERATING CHARACTERISTICS Norm al Operating Current 150 125 100 75 50 -20 Tem perature X3100/X3101 Over Charge Trip Voltage (Typical) 4.40 4.35 4.30 4.25 4.20 4.15 -25 Temperature (Deg C) 4.2V Setting 4.3V Setting X3101 ...

Page 39

X3100/X3101 – Preliminary Information .026 (.65) BSC .377 (9.60) .385 (9.80) .0075 (.19) .0118 (.30) 0° – 8° .020 (.50) .030 (.75) Detail A (20X) See Detail “A” NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) REV 1.1.8 12/10/02 ...

Page 40

X3100/X3101 – Preliminary Information ORDERING INFORMATION Device LIMITED WARRANTY Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied ...

Related keywords