MB90F654A FUJITSU [Fujitsu Component Limited.], MB90F654A Datasheet
MB90F654A
Available stocks
Related parts for MB90F654A
MB90F654A Summary of contents
Page 1
FUJITSU SEMICONDUCTOR DATA SHEET 16-bit Proprietary Microcontroller CMOS F 2 MC-16L MB90650A Series MB90652A/653A/P653A/654A/F654A DESCRIPTION The MB90650A series are 16-bit microcontrollers designed for high speed real-time processing in consumer product applications such as controlling celluar phones, CD-ROMs, or VTRs. Based ...
Page 2
MB90650A Series (Continued) Wide range of data types (bit, byte, word, and long word) Improved instruction cycles provide increased speed Additional addressing modes: 23 modes High code efficiency Access methods (bank access, linear pointer) High precision operations are enhanced by ...
Page 3
... DTMF generator). watch mode, pseudo-watch mode Selectable multiplier: 1/2/3 shared with PP the MD2 pin (for EPROM programming) PGA-256C-A02 MB90654A MB90F654A Mask ROM FLASH product product 256 Kbytes 8 Kbytes 2 3 3.6 V Analog inputs : 8 channels 10-bit resolution Conversion time : minimum s/16 MHz 6 ...
Page 4
MB90650A Series PIN ASSIGNMENT P22/A18 1 P23/A19 2 P24/A20 3 P25/A21 4 P26/A22 5 P27/A23 6 P30/ALE 7 P31/ P32/WRL 10 11 P33/WRH P34/HRQ 12 13 P35/HAK 14 P36/RDY P37/CLK 15 16 P40/SIN0 P41/SOT0 17 18 ...
Page 5
P20 / A16 1 P21 / A17 2 P22 / A18 3 P23 / A19 4 P24 / A20 5 P25 / A21 6 P26 / A22 7 P27 / A23 8 P30 / ALE 9 P31 / ...
Page 6
MB90650A Series PIN DESCRIPTION Pin no. Pin name LQFP* 1 QFP X1A 78 80 X0A MD0 to MD2 50 52 TEST 75 77 RST 83 ...
Page 7
Pin no. Pin name LQFP* 1 QFP P33 WRH 12 14 P34 HRQ 13 15 P35 HAK 14 16 P36 RDY 15 17 P37 CLK 16 18 P40 SIN0 17 19 P41 SOT0 *1: FPT-100P-M05 *2: FPT-100P-M06 ...
Page 8
MB90650A Series Pin no. Pin name LQFP* 1 QFP P42 SCK0 19 21 P43 SIN1 20 22 P44 SOT1 22 24 P45 SCK1 23 25 P46 ADTG 24 26 P47 *1: FPT-100P-M05 *2: FPT-100P-M06 8 Circuit Function ...
Page 9
Pin no. Pin name LQFP* 1 QFP 39 41, P50 to P53 P54 to P57 AN0 to AN3, AN4 to AN7 57 59 P60 SIN2 58 60 P61 SOT2 ...
Page 10
MB90650A Series Pin no. Pin name LQFP* 1 QFP P65 CKOT 63 65 P66 PPG10 64 66 P67 PPG11 25 27 P70 SDA 26 28 P71 SCL 27 29 P72 30 32 P73 DA00 31 33 P74 ...
Page 11
Pin no. Pin name LQFP* 1 QFP P81 IRQ1 51 53 P82 IRQ2 52 54 P83 IRQ3 53 55 P84 IRQ4 54 56 P85 IRQ5 55 57 P86 OUT3 65 67 P90 AIN0 IRQ6 66 68 P91 ...
Page 12
MB90650A Series (Continued) Pin no. Pin name LQFP* 1 QFP PA1 OUT1 76 78 PA2 OUT2 11 40, 42 ...
Page 13
I/O CIRCUIT TYPE Type Circuit X1A X0A MB90650A Series • Oscillation feedback resistance : Approx Standby control signal • Oscillation feedback resistance : Approx. 10 ...
Page 14
MB90650A Series Type Circuit • CMOS level I/O • Incorporates open-drain control Open-drain control signal CMOS • CMOS level output • Hysteresis input Open-drain control • Incorporates open-drain control signal ...
Page 15
Type M N Circuit • CMOS level I/O • Analog output • Shared with D/A outputs D/A output CMOS R • DTMF analog output MB90650A Series Remarks 15 ...
Page 16
MB90650A Series HANDLING DEVICES 1. Preventing Latch-up Latch-up occurs in a CMOS voltage greater than the voltage applied between V If latch-up occurs, the power supply current increases rapidly resulting in thermal damage to ...
Page 17
Initializing In this device there are some kinds of inner resisters which are initializid only by power on reset possible to initialize these resisters by turning on the power supply again. 9. Power Supply Pins When there ...
Page 18
MB90650A Series PROGRAMMING FOR MB90P653A In EPROM mode, the MB90P653A functions equivalent to the MBM27C1000/1000A. This allows the EPROM to be programmed with a general-purpose EPROM programmer by using the dedicated socket adapter (do not use the electronic signature mode). ...
Page 19
EPROM Programmer Socket Adapter Part no. MB90652APFV MB90653APFV MB90P653APFV Package LQFP-100 Compatible socket adapter ROM-100SQF-32DP-16L Sun Hayato Co., Ltd. Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403 FAX: (81)-3-5396-9106 4. Recommended Screening Conditions High temperature aging is recommended as the ...
Page 20
MB90650A Series 6. EPROM Mode Pin Assignments • MBM27C1000/1000A compatible pins MBM27C1000/1000A Pin no. Pin name Pin no A15 4 A12 5 A07 6 A06 7 A05 8 A04 9 A03 10 A02 11 ...
Page 21
BLOCK DIAGRAM Clock control X0 RST circuit X0A, X1A RAM ROM Communications prescaler SIN0 SOT0 UART SCK0 2 SIN1, SIN2 I/O extended serial 2 SOT1, SOT2 interface 2 channels 2 SCK1, SCK2 AVRH, AVRL A/D ...
Page 22
MB90650A Series MEMORY MAP • MB90652, MB90653, MB90P653 Single chip mode FFFFFF H ROM area Address #1 FE0000 H 010000 H ROM area (FF bank image) Address #2 004000 H 002000 H Address #3 RAM 000100 H 0000C0 H Peripherals ...
Page 23
... External access memory : No access * : In the MB90654A and MB90F654A, RAM area 2000H is 2100H. Notes: While the ROM data image of bank FF can be seen in the upper portion of bank 00, this is done only to permit effective use of the C compiler’s small model. Because the lower 16 bits are the same possible to reference tables in ROM without declaring the “ ...
Page 24
MB90650A Series 2 F MC-16L CPU PROGRAMMING MODEL Dedicated registers AH General-purpose registers 000180 H Processor status (PS) ILM 24 AL Accumulator USP User stack pointer SSP System stack pointer PS Processor status PC Program counter USPCU User stack upper ...
Page 25
I/O MAP Address Register 00 Port 0 data register H 01 Port 1 data register H 02 Port 2 data register H 03 Port 3 data register H 04 Port 4 data register H 05 Port 5 data register H ...
Page 26
MB90650A Series Address Register 23 Serial status register Serial mode control status register Serial mode control status register Serial data register Clock division control register H 28 Serial ...
Page 27
Address Register 51 Upper compare register channel Lower compare register channel Upper compare register channel Lower compare register channel Upper compare register channel Lower compare ...
Page 28
MB90650A Series Address Register 7B Counter control register channel bus status register bus control register bus clock control register ...
Page 29
Address Register B0 Interrupt control register Interrupt control register Interrupt control register Interrupt control register Interrupt control register Interrupt control register ...
Page 30
MB90650A Series INTERRUPT VECTOR AND INTERRUPT CONTROL REGISTER ASSIGNMENTS TO INTERRUPT SOURCES Interrupt source Reset INT 9 instruction Exception A/D converter Timebase timer interval interrupt DTP/external interrupt 0 (External interrupt 0) 16-bit free-run timer (I/O timer) overflow I/O extended serial ...
Page 31
PERIPHERAL RESOURCES 1. Parallel Ports (1) I/O Ports Each port pin can be specified as either an input or output by its corresponding direction register when the pin is not set for use by a peripheral. When a port is ...
Page 32
MB90650A Series (2) Port Direction Registers Port 0 data register (PDR0) Address : 000000 Port 1 data register (PDR1) Address : 000001 Port 2 data register (PDR2) Address : 000002 Port 3 data register (PDR3) Address : 000003 Port 4 ...
Page 33
Port Direction Registers Port 0 direction register (DDR0) Address : 000010 H Port 1 direction register (DDR1) Address : 000011 H Port 2 direction register (DDR2) Address : 000012 H Port 3 direction register (DDR3) Address : 000013 H ...
Page 34
MB90650A Series (Continued The operation of reading or writing to I/O ports is slightly different from reading or writing to memory, as follows. • Input mode Read: Reads the corresponding pin level. Write: Writes to the output latch. ...
Page 35
Port Resistance Registers • Register configuration Port 0 resistance register (RDR0) Address : 00001C Port 1 resistance register (RDR1) Address : 00001D Port 6 resistance register (RDR6) Address : 00001E R/W : Readable and writable • Block diagram Direction ...
Page 36
MB90650A Series (5) Port Pin Register • Register configuration Port 4 pin register (ODR4) Address : 00001B R/W : Readable and writable — : Unused • Block diagram Notes: Pin register R/W Performs open-drain control in output mode. 0: Operate ...
Page 37
UART The UART is a serial I/O port that can be used for CLK asynchronous (start-stop synchronization) or CLK synchronous communications. The UART has the following features. • Full duplex, double buffered • Supports asynchronous (start-stop synchronization) and CLK ...
Page 38
MB90650A Series (2) Block Diagram Control signals Dedicated baud rate generator 16-bit timer 0 (Connected internally) Clock select circuit External clock SIN0 Reception status determination circuit Reception error occurrence signal for I (to CPU) SMR register 38 Transmission clock pulses ...
Page 39
I/O Extended Serial Interface I/O extended serial interface consists of an 8-bit serial I/O interface that can perform clock synchronous data transfer. Either LSB-first or MSB-first data transfer can be selected. The following two serial I/O operation modes are ...
Page 40
MB90650A Series (2) Block Diagram (MSB-first SIN1, SIN2 SOT1, SOT2 SCK1, SCK2 Internal clock 2 SMD2 SMD1 SMD0 40 Internal data (LSB-first) Transfer direction selection SDR (Serial data register) Control circuit 1 ...
Page 41
A/D Converter The A/D converter converts analog input voltages to digital values. The A/D converter has the following features. • Conversion time: Minimum of 5.2 s per channel (for a 16 MHz machine clock) • Uses RC-type successive approximation ...
Page 42
MB90650A Series (2) Block Diagram MPX AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7 ADTG PPG01 D/A converter Successive approximation register Comparator Sample and hold circuit Data register A/D control register 1 A/D control register 2 Trigger ...
Page 43
D/A Converter D/A converter is an R-2R type D/A converter with 8-bit resolution. The device contains two D/A converters. The D/A control register controls the output of the two D/A converters independently. (1) Register Configuration D/A converter data register ...
Page 44
MB90650A Series (2) Block Diagram DVR DA17 2R DA16 2R DA15 DA11 2R DA10 2R 2R DAE1 Standby control DA output channel 1 44 Internal data bus ...
Page 45
PPG 8/16-bit PPG is an 8-bit reload timer module. The block performs PPG output in which the pulse output is controlled by the operation of the timer. The hardware consists of two 8-bit down-counters, four 8-bit reload registers, ...
Page 46
MB90650A Series (2) Block Diagram • 8/16-bit PPG (channel 0) Peripheral clock divided by 16 Peripheral clock divided by 8 Peripheral clock divided by 4 Peripheral clock divided by 2 Peripheral clock Count clock selection Timebase counter output Main clock ...
Page 47
PPG (channel 1) Peripheral clock divided by 16 Peripheral clock divided by 8 Peripheral clock divided by 4 Peripheral clock divided by 2 Peripheral clock Count clock selection PCNT (Down-counter) Channel 0-borrow Timebase counter output Main clock divided ...
Page 48
MB90650A Series 7. 8/16-bit Up/Down Counter/Timer 8/16-bit up/down counter/timer is an up/down counter/timer and consists of six event input pins, two 8-bit up/ down counters, two 8-bit reload/compare registers, and their control circuits. (1) Main Functions • The 8-bit count ...
Page 49
Register Configuration bit 15 (Reversed area) (Reversed area) Up/down count register channel 0 (UDCR0) Address : 000070 Up/down count register channel 1 (UDCR1) Address : 000071 Reload compare register channel 0 (RCR0) Address : 000072 Reload compare register channel ...
Page 50
MB90650A Series (3) Block Diagram • 8/16-bit up/down counter/timer (channel 0) CGE1 CGE0 C/GS ZIN0 Edge or level detection UDCC CES1 CES0 CMS1 CMS0 AIN0 Up/down count clock selection BIN0 Prescaler CLKS 50 Internal data bus 8 bits RCR0 (Reload/compare ...
Page 51
CGE1 CGE0 C/GS ZIN1 Edge or level detection UDCC CMS1 CMS0 CES1 CES0 EN16 AIN1 Up/down count clock selection BIN1 Prescaler CLKS MB90650A Series Internal data bus 8 bits RCR1 (Reload/compare register 1) CTUT ...
Page 52
MB90650A Series 8. Clock Output Control Register Clock output control register outputs the divided machine clock. (1) Register Configuration Clock control register (CLKR) Address : 00003E R/W : Readable and writable — : Unused bit 3: Clock output enable bit ...
Page 53
DTP/External Interrupts The DTP (Data Transfer Peripheral peripheral block that interfaces external peripherals to the F CPU. The DTP receives DMA and interrupt processing requests from external peripherals and passes the 2 requests to the F MC-16L ...
Page 54
MB90650A Series 10. 16-bit I/O Timer The 16-bit I/O timer consists of one 16-bit free-run timer, two output compare, and two input capture modules. Based on the 16-bit free-run timer, these functions can be used to generate two independent waveform ...
Page 55
Free-run Timer The 16-bit free-run timer consists of a 16-bit up-counter, a control register, and a prescaler. The output of the timer/counter is used as the base time for the input capture and output compare. • The operating ...
Page 56
MB90650A Series (2) Output Compare The output compare consists of two 16-bit compare registers, compare output latches, and control registers. The modules can invert the output level and generate an interrupt when the 16-bit free-run timer value matches the compare ...
Page 57
Block diagram 16-bit timer/counter value (T15 to T00) Compare control Compare register 0 (2) 16-bit timer/counter value (T15 to T00) Compare control Compare register 1 (3) Controller Control blocks MB90650A Series TQ OTEO CMOD TQ OTE1 ICP1 ICP0 ICE1 ...
Page 58
MB90650A Series (3) Input Capture The input capture consists of two independent external input pins, their corresponding capture registers, and a control register. The value of the 16-bit free-run timer can be stored in the capture register and an interrupt ...
Page 59
Watchdog Timer, Timebase Timer, and Watch Timer The watchdog timer consists of a 2-bit watchdog counter that uses the carry signal from the 18-bit timebase timer or the 15-bit watch timer as aclock source, a control register, and a ...
Page 60
MB90650A Series (2) Block Diagram TBTC TBC1 TBC0 TBR TBIE AND TBOF Timebase interrupt WDTC WT1 WT0 WTE WTC AND WDCS S SCE Q R WTC1 WTC0 WTR WTIE AND WTOF Timer interrupt WDTC PONR WRST ERST SRST 60 12 ...
Page 61
Interface The interface is a serial I/O port that supports the Inter-IC bus and operates as a master/slave device on the bus. This module has the following features: • Master/slave ...
Page 62
MB90650A Series (2) Block Diagram ICCR EN ICCR CS4 CS3 CS2 CS1 CS0 IBSR BB RSC LRB TRX FBT AL IBCR BER BEIE INTE INT IBCR Start SCC Master MSS ACK enable ACK GC-ACK enable GCAA IBSR AAS GCA 62 ...
Page 63
External Bus Pin Control Circuit The external bus pin control circuit controls the external bus pins required to extend the CPU’s address/data bus outside the device. (1) Register Configuration Auto-ready function selection register (ARSR) Address : 0000A5 External address ...
Page 64
MB90650A Series 14. Low-power Consumption Mode (CPU Intermittent Operation Function, Oscillation Stabilization Delay Time, Clock Multiplier Function) The following are the operating modes: PLL clock mode, PLL sleep mode, PLL watch mode, pseudo-watch mode, main clock mode, main sleep mode, ...
Page 65
Register Configuration Low-power consumption mode control register (LPMCR) Address : 0000A0 Clock selection register (CKSCR) Address : 0000A1 R/W : Readable and writable R : Read only W : Write only : Unused — MB90650A Series bit 7 bit ...
Page 66
MB90650A Series (2) Block Diagram Low-power consumption control circuit and clock generator CKSCR SCM SCS CKSCR MCM MCS CKSCR CS1 CS0 Clock selector LPMCR CG1 CG0 LPMCR SLP STP TMD RST CKSCR WS1 WS0 LPMCR SPL LPMCR RST 66 Sub ...
Page 67
State transition diagram for clock selection (1) Power-on Main SCS = 1, MCS = 1 <1> SCM = 1, MCM = 1 CS1/0 = Sub PLL SCS = 1, MCS = 0 <9> SCM = 0, MCM = 1 CS1/0 ...
Page 68
MB90650A Series State transition diagam for clock selection (2) Power-on Main SCS = 1, MCS = 1 SCM = 1 MCM = 1 PLL SCS = 0, MCS = SCM = 1, MCM = 0 CS1/0 = Main PLL SCS ...
Page 69
Delayed Interrupt Generation Module The delayed interrupt generation module is used to generate the task switching interrupt. Interrupt requests to the F 2 MC-16L CPU can be generated and cleared by software using this module. (1) Register Details Delayed ...
Page 70
MB90650A Series 16. DTMF Generator The DTMF (dual tone multifrequency) generator is a module that can generate a series of audio tones as heard from a push-button telephone or a radio transceiver with a keypad. It has the following features: ...
Page 71
... MB90F654A V V MB90P653A MB90652A/653A/654A, V MB90F654A *1 V MB90P653A *1 MB90652A/653A/654A, V MB90F654A V MB90P653A MB90652A/653A/654A, V MB90F654A V MB90P653A MB90652A/653A/654A, V MB90F654A *2 V MB90P653A *2,*6 MB90652A/653A/654A, V MB90F654A *2 V MB90P653A *2,*6 MB90652A/653A/654A, mA MB90F654A *3 mA MB90P653A *3 MB90652A/653A/654A, mA MB90F654A *4 mA MB90P653A *4 MB90652A/653A/654A, mA MB90F654A mA MB90P653A MB90652A/653A/654A, mA MB90F654A *5 mA MB90P653A *5 MB90652A/653A/654A, mA MB90F654A *3 mA MB90P653A *3 (Continued) 71 ...
Page 72
... The average output current is the rating for the current from an individual pin averaged over 100 ms. *5: The average total output current is the rating for the current from all pins averaged over 100 ms. *6: Applies to the P47 and P70 to P72 on the MB90652A/653A/654A and MB90F654A. WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc ...
Page 73
... Remarks For normal operation (MB90652A/653A/654A) For normal operation (MB90P653A) For normal operation (MB90F654A) For normal operation (MB90652A/653A/654A) For normal operation (MB90P653A) For normal operation (MB90F654A) To maintain statuses in stop mode (MB90652A/653A/654A) To maintain statuses in stop mode (MB90P653A) To maintain statuses in stop mode ...
Page 74
... When the 3-V power — V supply is used *1 When the 5-V power 0.4 V supply is used When the 3-V power 0.4 V supply is used 10 A 400 k MB90P653A MB90652A/653A/654A, 200 k MB90F654A 10 A MB90652A/653A/654A During normal operation MB90652A/653A/654A A/D operation MB90652A/653A/654A D/A operation MB90652A/653A/654A During sleep MB90P653A ...
Page 75
... I CCT Except AV Input capacitance V SS Note 2 3 (MB90P653A 2 3 (MB90F654A 2 3 Value Condition Min. Typ. Max. — 20 — 27 When Internal 16 MHz — 33 operation — 31 — 34 — 4.8 When ...
Page 76
... Unit Remarks Max. MB90652A/653A/ 32 MHz 654A,MB90F654A 16 MHz MB90P653A — kHz MB90652A/653A/ 333 ns 654A,MB90F654A 333 ns MB90P653A — s MB90652A/653A/ — ns 654A,MB90F654A *2 — ns MB90P653A *2 — External clock MB90652A/653A/ 16 MHz 654A,MB90F654A 8 MHz MB90P653A — kHz 666 ns — When locked ...
Page 77
Main clock timing condition (X0, X1) X0 Subclock timing condition (X0A, X1A ) X0A MB90650A Series WLL WHL 0 0 0.8 V ...
Page 78
... Relationship between the oscillation frequency and internal operating clock frequency (MHz) Multiply Multiply (MB90652A/653A/654A, MB90F654A) Normal operation range PLL operation assurance range Internal clock ( (MB90P653A) Normal operation range PLL operation assurance range 1.5 3 Internal clock (f ...
Page 79
The AC characteristics are for the following measurement reference voltages. Input signal waveform Hysteresis input pins 0 0 Other than hysteresis or MD input pins 0 0 MB90650A Series Output signal waveform ...
Page 80
MB90650A Series (2) Clock Output Timing Parameter Symbol Cycle time t CYC CLK CLK t CHCL t : See “(1) Clock Timing.” CP Note CLK (3) Reset Input Specifications Symbol ...
Page 81
Power on Supply Specifications (Power-on Reset) Symbol Parameter Power supply rising time t R Power supply cut-off time t OFF * : When the power rising, V must be less than 0 Notes: The above standards are ...
Page 82
MB90650A Series (5) Bus Read Timing Symbol Pin name Condition Parameter ALE pulse width t LHLL Valid address ALE time t AVLL ALE address valid time t LLAX Valid address RD time t AVRL Valid address valid data t AVDV ...
Page 83
AVCH 2.4 V CLK t AVLL 2.4 V 2.4 V ALE t LHLL t AVRL RD A23 to 2.4 V A16 0.8 V D15 to 2.4 V Address D00 0.8 V MB90650A Series t RLCH 2 LLAX ...
Page 84
MB90650A Series (6) Bus Write Timing Symbol Pin name Condition Parameter Valid address WR time t AVWL WR pulse width t WLWH Valid data output WR t DVWH time WR data hold time t WHDX WR address valid time t ...
Page 85
Ready Input Timing Symbol Pin name Parameter RDY setup time t RDY RYHS RDY hold time t RDY RYHH Notes: Use the auto-ready function if the RDY setup time is too short ...
Page 86
MB90650A Series (8) Hold Timing Symbol Parameter Pin floating HAK time t HAK pin valid time See “(1) Clock Timing.” CP Notes: After reading HRQ, more than one cycle is required before changing HAK ...
Page 87
UART Timing Symbol Parameter Serial clock cycle time t SCYC SCK SOT delay time t SLOV Valid SIN SCK t IVSH SCK valid SIN hold t SHIX time Serial clock “H” pulse t SHSL width Serial clock “L” pulse ...
Page 88
MB90650A Series Internal shift clock mode SCK 0.8 V SOT SIN External shift clock mode SCK 0.2 V SOT SIN 88 t SCYC 2 SLOV 2 IVSH 0 0 ...
Page 89
I/O Extended Serial Timing Symbol Parameter Serial clock cycle time t SCYC SCK SOT delay time t SLOV Valid SIN SCK t IVSH SCK valid SIN hold t SHIX time Serial clock “H” pulse t SHSL width Serial clock ...
Page 90
MB90650A Series Internal shift clock mode SCK 0.8 V SOT SIN External shift clock mode SCK 0.2 V SOT SIN 90 t SCYC 2 SLOV 2 IVSH 0 0 ...
Page 91
Timing Symbol Parameter SCL clock frequency f SCL Bus free time between stop t BUS and start conditions Hold time (re-send) start t HDSTA SCL clock L state hold time t LOW SCL clock H state ...
Page 92
... MB90650A Series 5. A/D Converter Electrical Characteristics (MB90652A/653A/654A 2 3.3V (MB90F654A 2 3 (MB90P653A 2 3 Symbol Parameter Resolution — Total error — Linearity error — Differential — linearity error Zero transition V AN0 to AN7 OT voltage Full scale V AN0 to AN7 FST transition voltage Conversion time — ...
Page 93
Analog input circuit model diagram Analog input R R ON1 R : Approx ON1 R : Approx. 617 ON2 R : Approx. 617 ON3 R : Approx. 473 ON4 Note: Use the values shown as guids only. ...
Page 94
... MB90650A Series 6. D/A Converter Electrical Characteristics (MB90652A/653A : (MB90F654A : (MB90P653A : Parameter Symbol name Resolution — Differential — linearity error Absolute — accuracy Linearity error — Conversion time — Analog reference power — DVRH supply voltage ...
Page 95
... DTMF Electrical characteristics (MB90652A/653A : (MB90F654A : (MB90P653A : Symbol Condition Parameter Output load R O condition DTMF output offset voltage V MOF (At signal output) V DTMF output T amplitude V MFC Machine clock (COL single tone MHz DTMF output ...
Page 96
MB90650A Series EXAMPLE CHARACTERISTICS (1) “H” Level Output Voltage V vs ( 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0.0 –1 –2 –3 –4 (3) “H” Level Input Voltage/“L” ...
Page 97
Power Supply Current (f = Internal Operating Clock Frequency) CP • Mask ROM products I vs (mA 2.4 ...
Page 98
MB90650A Series • OTPROM products I vs (mA 2.4 2 vs. V CCH CCH 3.0 2.8 2.6 2.4 ...
Page 99
FLAH products I vs (mA 2.4 2.7 3 3.3 V ...
Page 100
MB90650A Series (6) Pull-up Resistance • Mask ROM products R vs 1000 100 10 2.4 2.7 3 • FLASH products R vs 1000 100 10 2.4 2.7 3 100 • ...
Page 101
INSTRUCTIONS (340 INSTRUCTIONS) Table 1 Explanation of Items in Tables of Instructions Item Mnemonic Upper-case letters and symbols: Represented as they appear in assembler. Lower-case letters: Numbers after lower-case letters: Indicate the bit width within the instruction. # Indicates the ...
Page 102
MB90650A Series Table 2 Symbol A 32-bit accumulator The bit length varies according to the instruction. Byte : Lower 8 bits of AL Word : 16 bits of AL Long : 32 bits of AL:AH AH Upper 16 bits of ...
Page 103
Symbol rel Branch specification relative to PC ear Effective addressing (codes 00 to 07) eam Effective addressing (codes 08 to 1F) rlst Register list Code Notation 00 R0 RW0 RL0 01 R1 RW1 (RL0 RW2 RL1 03 ...
Page 104
MB90650A Series Table 4 Number of Execution Cycles for Each Type of Addressing Code Operand RWi RLi @RWj @RWj + @RWi + disp8 @RWj ...
Page 105
Table 7 Mnemonic # ~ MOV A, dir 2 3 MOV A, addr16 3 4 MOV MOV A, ear 2 2 MOV A, eam 2+ 3+ (a) MOV MOV A, #imm8 2 ...
Page 106
MB90650A Series Table 8 Transfer Instructions (Word/Long Word) [38 Instructions] Mnemonic # MOVW A, dir 2 MOVW A, addr16 3 MOVW MOVW A, RWi 1 MOVW A, ear 2 MOVW A, eam 2+ 3+ (a) MOVW A, ...
Page 107
Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions] Mnemonic # ~ RG ADD A,#imm8 ADD A, dir ADD A, ear ADD A, eam 2+ 4+ (a) 0 ADD ear, ...
Page 108
MB90650A Series Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions] Mnemonic # ~ INC ear 2 2 INC eam 2+ 5+ (a) DEC ear 2 3 DEC eam 2+ 5+ (a) INCW ear 2 3 INCW eam 2+ ...
Page 109
Table 12 Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions] Mnemonic # ~ B RG DIVU word (AH) /byte (AL) * Quotient DIVU A, ear word (A)/byte (ear Quotient DIVU ...
Page 110
MB90650A Series Table 13 Mnemonic # ~ AND A, #imm8 2 2 AND A, ear 2 3 AND A, eam 2+ 4+ (a) AND ear AND eam ( #imm8 ...
Page 111
Table 14 Logical 2 Instructions (Long Word) [6 Instructions] Mnemonic # ~ RG ANDL A, ear ANDL A, eam 2+ 7+ (a) 0 ORL A, ear ORL A, eam 2+ 7+ (a) 0 XORL ...
Page 112
MB90650A Series Table 17 Shift Instructions (Byte/Word/Long Word) [18 Instructions] Mnemonic # ~ RG RORC ROLC RORC ear RORC eam ROLC ...
Page 113
Table 18 Mnemonic # ~ RG BZ/BEQ rel BNZ/BNE rel BC/BLO rel BNC/BHS rel rel rel 2 * ...
Page 114
MB90650A Series Table 19 Mnemonic # ~ CBNE A, #imm8, rel CWBNE A, #imm16, rel CBNE ear, #imm8, rel CBNE eam, #imm8, rel CWBNE ear, #imm16, rel ...
Page 115
Table 20 Other Control Instructions (Byte/Word/Long Word) [36 Instructions] Mnemonic # ~ RG PUSHW PUSHW PUSHW PUSHW rlst POPW ...
Page 116
MB90650A Series Table 21 Mnemonic # ~ MOVB A, dir: MOVB A, addr16: MOVB A, io: MOVB dir:bp MOVB addr16:bp MOVB io:bp SETB dir:bp 3 ...
Page 117
Table 22 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions] Mnemonic # ~ RG SWAP SWAPW EXT EXTW ZEXT ZEXTW Table 23 Mnemonic # ...
Page 118
... MB90650A Series ORDERING INFORMATION Model MB90652APFV MB90653APFV MB90P653APFV MB90654APFV MB90F654APFV MB90652APF MB90653APF MB90P653APF MB90654APF MB90F654APF 118 Package 100-pin plastic LQFP (FPT-100P-M05) 100-pin plastic QFP (FPT-100P-M06) Remarks ...
Page 119
PACKAGE DIMENSIONS 100-pin plastic LQFP (FPT-100P-M05) 16.00±0.20(.630±.008)SQ 75 14.00±0.10(.551±.004)SQ 76 INDEX 100 LEAD No. 1 "A" 0.50(.0197)TYP 0.18 .007 0.10(.004) 1995 FUJITSU LIMITED F100007S-2C-3 C 100-pin plastic QFP (FPT-100P-M06) 23.90±0.40(.941±.016) 20.00±0.20(.787±.008 INDEX 100 LEAD No. 1 0.65(.0256)TYP 0.10(.004) ...
Page 120
MB90650A Series FUJITSU LIMITED For further information please contact: Japan FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: 81(44) 754-3763 Fax: 81(44) 754-3329 http://www.fujitsu.co.jp/ North and South America FUJITSU ...