M24C01 STMicroelectronics, M24C01 Datasheet - Page 6

no-image

M24C01

Manufacturer Part Number
M24C01
Description
16/8/4/2/1 Kbit Serial IC Bus EEPROM
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M24C01
Manufacturer:
ST
0
Part Number:
M24C01
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C01-6
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C01-BN6(LKSA)
Manufacturer:
ST
0
Part Number:
M24C01-MN6
Manufacturer:
ST
0
Part Number:
M24C01-MN6
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C01-MN6T
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C01-MN6T (24C01 6)
Manufacturer:
ST
0
Part Number:
M24C01-MN6T/LBA
Manufacturer:
ST
0
Part Number:
M24C01-RDW6TP
Manufacturer:
ST
Quantity:
20 000
M24C16, M24C08, M24C04, M24C02, M24C01
Figure 5. Write Mode Sequences with WC=1 (data write inhibited)
clock pulse period, the receiver pulls the SDA bus
low to acknowledge the receipt of the eight data
bits.
Data Input
During data input, the memory device samples the
SDA bus signal on the rising edge of the clock,
SCL. For correct device operation, the SDA signal
must be stable during the clock low-to-high
transition, and the data must change only when
the SCL line is low.
Memory Addressing
To start communication between the bus master
and the slave memory, the master must initiate a
START condition. Following this, the master sends
the 8-bit byte, shown in Table 3, on the SDA bus
line (most significant bit first). This consists of the
7-bit Device Select Code, and the 1-bit Read/Write
Designator (RW). The Device Select Code is
further subdivided into: a 4-bit Device Type
Identifier, and a 3-bit Chip Enable “Address” (E2,
E1, E0).
6/20
WC
BYTE WRITE
WC
PAGE WRITE
WC (cont'd)
PAGE WRITE
(cont'd)
NO ACK
DEV SEL
DEV SEL
DATA IN N
R/W
R/W
ACK
ACK
NO ACK
BYTE ADDR
BYTE ADDR
ACK
ACK
To address the memory array, the 4-bit Device
Type Identifier is 1010b.
Up to eight memory devices can be connected on
a single I
code on its Chip Enable inputs. When the Device
Select Code is received, the memory only
responds if the Chip Enable Code (shown in Table
3) is the same as the pattern applied to its Chip
Enable pins.
Those devices with larger memory capacities (the
M24C16, M24C08 and M24C04) need more
address bits. E0 is not available for use on devices
that need to use address line A8; E1 is not
available for devices that need to use address line
A9, and E2 is not available for devices that need to
use address line A10 (see Figure 2A to Figure 2D
and Table 3 for details). Using the E0, E1 and E2
inputs pins, up to eight M24C02 (or M24C01), four
M24C04, two M24C08 or one M24C16 device can
be connected to one I
the hybrid cases, this gives a total memory
DATA IN 1
DATA IN
NO ACK
NO ACK
2
C bus. Each one is given a unique 3-bit
DATA IN 2
NO ACK
2
C bus. In each case, and in
DATA IN 3
AI02803B

Related parts for M24C01