M24C01 STMicroelectronics, M24C01 Datasheet - Page 7

no-image

M24C01

Manufacturer Part Number
M24C01
Description
16/8/4/2/1 Kbit Serial IC Bus EEPROM
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M24C01
Manufacturer:
ST
0
Part Number:
M24C01
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C01-6
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C01-BN6(LKSA)
Manufacturer:
ST
0
Part Number:
M24C01-MN6
Manufacturer:
ST
0
Part Number:
M24C01-MN6
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C01-MN6T
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C01-MN6T (24C01 6)
Manufacturer:
ST
0
Part Number:
M24C01-MN6T/LBA
Manufacturer:
ST
0
Part Number:
M24C01-RDW6TP
Manufacturer:
ST
Quantity:
20 000
Figure 6. Write Mode Sequences with WC=0 (data write enabled)
capacity of 16 Kbits, 2 KBytes (except where
M24C01 devices are used).
The 8
and ‘0’ for write operations. If a match occurs on
the Device Select Code, the corresponding
memory gives an acknowledgment on the SDA
bus during the 9
match the Device Select Code, it deselects itself
from the bus, and goes into stand-by mode.
There are two modes both for read and write.
These are summarized in Table 4 and described
later. A communication between the master and
the slave is ended with a STOP condition.
Write Operations
Following a START condition the master sends a
Device Select Code with the RW bit set to ’0’, as
shown in Table 4. The memory acknowledges this,
and waits for an address byte. The memory
responds to the address byte with an acknowledge
bit, and then waits for the data byte.
th
WC
BYTE WRITE
WC
PAGE WRITE
WC (cont'd)
PAGE WRITE
(cont'd)
bit is the RW bit. This is set to ‘1’ for read
th
bit time. If the memory does not
DEV SEL
DEV SEL
ACK
DATA IN N
R/W
R/W
ACK
ACK
BYTE ADDR
BYTE ADDR
ACK
M24C16, M24C08, M24C04, M24C02, M24C01
ACK
ACK
Writing to the memory may be inhibited if the WC
input pin is taken high. Any write command with
WC=1 (during a period of time from the START
condition until the end of the address byte) will not
modify
accompanying
acknowledged (as shown in Figure 5).
Byte Write
In the Byte Write mode, after the Device Select
Code and the address, the master sends one data
byte. If the addressed location is write protected by
the WC pin, the memory replies with a NoAck, and
the location is not modified. If, instead, the WC pin
has been held at 0, as shown in Figure 6, the
memory replies with an Ack. The master
terminates the transfer by generating a STOP
condition.
Page Write
The Page Write mode allows up to 16 bytes to be
written in a single write cycle, provided that they
DATA IN 1
DATA IN
ACK
ACK
the
DATA IN 2
memory
data
ACK
bytes
DATA IN 3
contents,
will
AI02804
and
not
7/20
the
be

Related parts for M24C01