GS820E32T GSI Technology, GS820E32T Datasheet - Page 7

no-image

GS820E32T

Manufacturer Part Number
GS820E32T
Description
64K x 32 / 2M Synchronous Burst SRAM
Manufacturer
GSI Technology
Datasheet
Notes:
1.
2.
3.
Rev: 1.03 2/2000
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Simplified State Diagram
The diagram shows only supported (tested) synchronous state transitions. The diagram presumes G is tied Low.
The upper portion of the diagram assumes active use of only the Enable (E
and that ADSP is tied high and ADSC is tied low.
The upper and lower portions of the diagram together assume active use of only the Enable, Write and ADSC control inputs and assumes
ADSP is tied high and ADV is tied low.
X
CW
X
First Write
Burst Write
W
W
CW
7/23
W
CR
R
CR
R
Deselect
X
1,
E
2,
E
3
) and Write (B
R
GS820E32T/Q-150/138/133/117/100/66
CR
First Read
Burst Read
R
R
A
, B
B
, B
CR
C
X
, B
X
© 1999, Giga Semiconductor, Inc.
D
, BW and GW) control inputs
D

Related parts for GS820E32T