CDP1854 Intersil Corporation, CDP1854 Datasheet - Page 6

• Manufacturer Part Number: CDP1854
• Description: Programmable Universal Asynchronous Receiver/Transmitter (UART)
• Manufacturer: Intersil Corporation

Functional Definitions for CDP1854A
Terminals Mode 1 CDP1800-Series
Microprocessor Compatible
SIGNAL: FUNCTION
V
Positive supply voltage.
MODE SELECT (MODE):
A high-level voltage at this input selects CDP1800-series
microprocessor Mode operation.
V
Ground
CHIP SELECT 2 (CS2):
A low-level voltage at this input together with CS1 and CS3
selects the CDP1854A UART.
RECEIVER BUS (R BUS 7 - R BUS 0):
Receiver parallel data outputs (may be externally connected
to corresponding transmitter bus terminals).
INTERRUPT (INT):
A low-level voltage at this output indicates the presence of
one or more of the interrupt conditions listed in Table 1.
FRAMlNG ERROR (FE):
A high-level voltage at this output indicates that the received
character has no valid stop bit, i.e., the bit following the parity
bit (if programmed) is not a high-level voltage. This output is
updated each time a character is transferred to the Receiver
Holding Register.
PARITY ERROR or OVERRUN ERROR (PE/OE):
A high-level voltage at this output indicates that either the PE
or OE bit in the Status Register has been set (see Status
Register Bit Assignment, Table 2).
REGISTER SELECT (RSEL):
This input is used to choose either the Control/Status
Registers (high input) or the transmitter/receiver data
registers (low input) according to the truth table in Table 3.
RECEIVER CLOCK (RCLOCK):
Clock input with a frequency 16 times the desired receiver
shift rate.
TPB:
A positive input pulse used as a data load or reset strobe.
DATA AVAILABLE (DA):
A low-level voltage at this output indicates that an entire
character has been received and transferred to the Receiver
Holding Register.
DD
SS
:
:
CDP1854A, CDP1854AC
5-47
SERIAL DATA IN (SDl):
Serial data received on this input line enters the Receiver
Shift Register at a point determined by the character length.
A high-level input voltage must be present when data is not
being received.
CLEAR (CLEAR):
A low-level voltage at this input resets the Interrupt Flip-
Flop, Receiver Holding Register, Control Register, and
Status Register, and sets SERIAL DATA OUT (SDO) high.
TRANSMlTTER HOLDING REGISTER EMPTY (THRE):
A low-level voltage at this output indicates that the
Transmitter Holding Register has transferred its contents to
the Transmitter Shift Register and may be reloaded with a
new character.
CHIP SELECT 1 (CS1):
A high-level voltage at this input together with CS2 and CS3
selects the UART.
REQUEST TO SEND (RTS):
This output signal tells the peripheraI to get ready to receive
data. CLEAR TO SEND (CTS) is the response from the
peripheral. RTS is set to a low-level voltage when data is
latched in the Transmitter Holding Register or TR is set high,
and is reset high when both the Transmitter Holding Register
and Transmitter Shift Register are empty and TR is low.
SERAL DATA OUTPUT (SDO):
The contents of the Transmitter Shift Register [start bit, data
bits, parity bit, and stop bit(s)] are serially shifted out on this
output. When no character is being transmitted, a high level
is maintained. Start of transmission is defined as the
transition of the start bit from a high-level to a low-level
output voltage.
TRANSMlTTER BUS (T BUS 0 - T BUS 7):
Transmitter parallel data input. These may be externally
connected to corresponding Receiver bus terminals.
RD/WR:
A low-level voltage at this input gates data from the transmitter
bus to the Transmitter Holding Register or the Control Regis-
ter as chosen by register select. A high-level voltage gates
data from the Receiver Holding Register or the Status Regis-
ter, as chosen by register select, to the receiver bus.
CHIP SELECT 3 (CS3):
With high-level voltage at this input together with CS1 and
CS2 selects the UART.
PERIPHERAL STATUS INTERRUPT (PSI):
A high-to-low transition on this input line sets a bit in the
Status Register and causes an INTERRUPT (INT = low).
EXTERNAL STATUS (ES):
A low-level voltage at this input sets a bit in the Status
Register.