K6T4008C Samsung semiconductor, K6T4008C Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/5/578/samsung_semiconductor_sml.jpg)
K6T4008C
Manufacturer Part Number
K6T4008C
Description
512Kx8 bit Low Power CMOS Static RAM
Manufacturer
Samsung semiconductor
Datasheet
1.K6T4008C.pdf
(9 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
K6T4008C-GB70
Manufacturer:
SAMSUNG
Quantity:
5 510
Company:
Part Number:
K6T4008C1B
Manufacturer:
SAMSU
Quantity:
5 510
Company:
Part Number:
K6T4008C1B-DB55
Manufacturer:
SAMSUNG
Quantity:
3 641
Part Number:
K6T4008C1B-GB55
Manufacturer:
SEC
Quantity:
20 000
DATA RETENTION WAVE FORM
K6T4008C1B Family
NOTES (WRITE CYCLE)
1. A write occurs during the overlap of a low CS and a low WE. A write begins at the latest transition among CS going Low and WE
2. t
3. t
4. t
TIMING WAVEFORM OF WRITE CYCLE(1)
TIMING WAVEFORM OF WRITE CYCLE(2)
CS controlled
going low : A write end at the earliest transition among CS going high and WE going high, t
to the end of write.
CW
AS
WR
Address
CS
WE
Data in
Data out
Address
CS
WE
Data in
Data out
V
4.5V
2.2V
V
CS
GND
is measured from the address valid to the beginning of write.
CC
DR
is measured from the CS going low to the end of write.
is measured from the end of write to the address change. t
Data Undefined
High-Z
t
SDR
t
t
AS(3)
AS(3)
(WE Controlled)
(CS Controlled)
WR
applied in case a write ends as CS or WE going high.
Data Retention Mode
t
WHZ
t
AW
7
t
CS V
AW
t
t
WC
CW(2)
t
t
CW(2)
WC
t
t
CC
WP(1)
WP(1)
- 0.2V
t
t
DW
DW
Data Valid
Data Valid
WP
is measured from the begining of write
t
t
WR(4)
WR(4)
t
t
DH
DH
t
OW
High-Z
t
RDR
CMOS SRAM
September 1998
Revision 3.0