XC18V01PC20I Xilinx Inc, XC18V01PC20I Datasheet - Page 2

no-image

XC18V01PC20I

Manufacturer Part Number
XC18V01PC20I
Description
IC PROM SER I-TEMP 3.3V 20-PLCC
Manufacturer
Xilinx Inc
Datasheet

Specifications of XC18V01PC20I

Programmable Type
In System Programmable
Memory Size
1Mb
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
20-LCC (J-Lead)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
Q1153624

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC18V01PC20I
Manufacturer:
XILINX
Quantity:
5 530
Part Number:
XC18V01PC20I
Manufacturer:
XILINX
Quantity:
6 250
Part Number:
XC18V01PC20I
Manufacturer:
XILINX
Quantity:
4
Part Number:
XC18V01PC20I
Manufacturer:
XILINX
Quantity:
3 227
Part Number:
XC18V01PC20I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC18V01PC20I
Manufacturer:
XILINX
0
XC18V00 Series In-System Programmable Configuration PROMs
Pinout and Pin Description
Table 1
packages.
Table 1: Pin Names and Descriptions
2
RESET
Name
CLK
OE/
Pin
CE
D0
D1
D2
D3
D4
D5
D6
D7
provides a list of the pin names and descriptions for the 44-pin VQFP and PLCC and the 20-pin SOIC and PLCC
Boundary
Order
Scan
24
23
10
17
16
14
13
20
19
18
15
4
3
6
5
2
1
8
7
9
0
DATA OUT
DATA OUT
DATA OUT
DATA OUT
DATA OUT
DATA OUT
DATA OUT
DATA OUT
DATA OUT
Function
OUTPUT
OUTPUT
OUTPUT
OUTPUT
OUTPUT
OUTPUT
OUTPUT
OUTPUT
OUTPUT
ENABLE
ENABLE
ENABLE
ENABLE
ENABLE
ENABLE
ENABLE
ENABLE
ENABLE
DATA IN
DATA IN
DATA IN
D0 is the DATA output pin to provide data
for configuring an FPGA in serial mode.
D0-D7 are the output pins to provide
parallel data for configuring a Xilinx
FPGA in Slave-Parallel/SelectMap mode.
D1-D7 remain in HIGHZ state when the
PROM operates in serial mode.
D1-D7 can be left unconnected when the
PROM is used in serial mode.
Each rising edge on the CLK input
increments the internal address counter if
both CE is Low and OE/RESET is High.
When Low, this input holds the address
counter reset and the DATA output is in a
high-impedance state. This is a
bidirectional open-drain pin that is held
Low while the PROM is reset. Polarity is
NOT programmable.
When CE is High, the device is put into
low-power standby mode, the address
counter is reset, and the DATA pins are
put in a high-impedance state.
Pin Description
www.xilinx.com
1-800-255-7778
44-pin
VQFP
40
29
42
27
25
14
19
43
13
15
9
DS026 (v4.1) December 15, 2003
44-pin
PLCC
35
33
15
31
20
25
19
21
2
4
5
Product Specification
SOIC &
20-pin
PLCC
7
16
15
14
12
10
1
2
9
3
8
(1)
R

Related parts for XC18V01PC20I