IDT89HPES12T3G2ZABCG8 IDT, Integrated Device Technology Inc, IDT89HPES12T3G2ZABCG8 Datasheet - Page 12

• Manufacturer Part Number: IDT89HPES12T3G2ZABCG8
• Description: IC PCI SW 12LANE 3PORT 324-BGA
• Manufacturer: IDT, Integrated Device Technology Inc

Specifications of IDT89HPES12T3G2ZABCG8

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 89HPES12T3G2ZABCG8

IDT 89HPES12T3G2 Data Sheet
T
T
DATA
T
T
T
T
PCIe Receive
UI
T
T
MAX JITTER
T
T
T
T
T
TX-IDLE-SET-TO-IDLE
TX-IDLE-TO-DIFF-
TX-SKEW
MIN-PULSED
TX-HF-DJ-DD
RF-MISMATCH
RX-EYE (with jitter)
RX-EYE-MEDIUM TO
RX-SKEW
RX-HF-RMS
RX-HF-DJ-DD
RX-LF-RMS
RX-MIN-PULSE
1.
Parameter
Minimum, Typical, and Maximum values meet the requirements under PCI Specification 2.0
Maximum time to transition to a valid Idle after sending
an Idle ordered set
Maximum time to transition from valid idle to diff data
Transmitter data skew between any 2 lanes
Minimum Instantaneous Lone Pulse Width
Transmitter Deterministic Jitter > 1.5MHz Bandwidth
Rise/Fall Time Differential Mismatch
Unit Interval
Minimum Receiver Eye Width (jitter tolerance)
Max time between jitter median & max deviation
Lane to lane input skew
1.5 — 100 MHz RMS jitter (common clock)
Maximum tolerable DJ by the receiver (common clock)
10 KHz to 1.5 MHz RMS jitter (common clock)
Minimum receiver instantaneous eye width
GPIO
GPIO[11,7:0]
1.
they are asynchronous.
2.
GPIO signals must meet the setup and hold times if they are synchronous or the minimum pulse width if
The values for this symbol were determined by calculation, not by testing.
Signal
Description
1
Table 10 PCIe AC Timing Characteristics (Part 2 of 2)
Symbol
Table 11 GPIO AC Timing Characteristics
Tpw
2
Reference
Edge
12 of 30
None
Min
399.88
0.4
Min Max Unit
50
1
Gen 1
Typ
400
NA
NA
NA
NA
NA
NA
NA
—
1
Max
400.12
ns
1.3
0.3
20
8
8
1
Reference
Diagram
Timing
Min
199.94
0.9
0.4
0.6
1
Gen 2
Typ
1
Max
September 13, 2010
200.06
0.15
1.3
0.1
3.4
4.2
88
8
8
8
1
Units
ns
ns
ns
ps
ns
ps
ps
ps
UI
UI
UI
UI
UI
UI