PIC16F630-I/SL Microchip Technology, PIC16F630-I/SL Datasheet

Page 1

... Microchip Technology Inc. PIC12F629/675/PIC16F630/676 1.1 Hardware Requirements The PIC12F629/675/PIC16F630/676 requires one power supply for V 1.2 Programming Mode The Programming mode for the PIC12F629/675/ PIC16F630/676 allows programming of user program memory, data memory, special locations used for ID and the Configuration Word register ...

Page 2

... PIC12F629/675/PIC16F630/676 FIGURE 1-2: 14-PIN DIAGRAMS FOR PIC16F630/676 PDIP, SOIC, TSSOP RA5/T1CKI/OSC1/CLKIN RA4/T1G/OSC2/CLKOUT RA3/MCLR/V RA5/T1CKI/OSC1/CLKIN RA4/T1G/OSC2/AN3/CLKOUT RA3/MCLR/V QFN RA5/T1CKI/OSC1/CLKIN 1 RA4/T1G/OSC2/CLKOUT 2 RA3/MCLR RC5 4 RA5/T1CKI/OSC1/CLKIN RA4/T1G/OSC2/CLKOUT RA3/MCLR/V DS41191D-page RA0/CIN+/ICSPDAT 3 12 RA1/CIN-/ICSPCLK RA2/COUT/T0CKI/INT RC5 5 10 RC0 RC4 6 9 RC1 RC3 7 8 RC2 RA0/AN0/CIN+/ICSPDAT ...

Page 3

... Legend Input Output Power Note 1: In the PIC12F629/675/PIC16F630/676, the programming high voltage is internally generated. To activate the Programming mode, high voltage needs to be applied to the MCLR input. Since the MCLR is used for a level source, the MCLR does not draw any significant current. ...

Page 4

... PIC12F629/675/PIC16F630/676 2.0 PROGRAM MODE ENTRY 2.1 User Program Memory Map The user memory space extends from 0x0000-0x1FFF. In Programming mode, the program memory space extends from 0x0000-0x3FFF, the first half (0x0000- 0x1FFF) is user program memory and the second half (0x2000-0x3FFF) is configuration memory. The PC will ...

Page 5

... Clock is Schmitt Trigger and data is TTL input in this mode. GP4 (PIC12F629/675) or RA4 (PIC16F630/676) is tri-state, regardless of use setting. The sequence that enters the device into the Program- ming/Verify mode places all other logic into the Reset state (the MCLR pin was initially at V that all I/O’ ...

Page 6

... Data command is shown in Figure 2-4. FIGURE 2-4: LOAD DATA FOR PROGRAM MEMORY COMMAND (1) GP1 CLOCK (1) GP0 DATA T 1 SET T 1 HLD Note 1: GP0 and GP1 apply to PIC12F629/675 only. For PIC16F630/676, use RA0 and RA1, respectively. DS41191D-page DLY strt_bit LSb DLY T 2 DLY 1 ...

Page 7

... DATA Input Note 1: GP0 and GP1 apply to PIC12F629/675 only. For PIC16F630/676, use RA0 and RA1, respectively. 2.3.1.4 Read Data From Program Memory After receiving this command, the chip will transmit data bits out of the program memory (user or configuration) currently accessed, starting with the second rising edge of the clock input ...

Page 8

... It is not possible to decrement the address counter. To reset this counter, the user should exit and re-enter Programming mode. FIGURE 2-8: INCREMENT ADDRESS COMMAND (PROGRAM/VERIFY (1) GP1 CLOCK (1) GP0 0 1 DATA Note 1: GP0 and GP1 apply to PIC12F629/675 only. For PIC16F630/676, use RA0 and RA1, respectively. DS41191D-page DLY DLY strt_bit ...

Page 9

... When programming data memory, the byte being addressed is erased before being programmed. FIGURE 2-9: BEGIN PROGRAMMING COMMAND (INTERNALLY TIMED) 1 (1) GP1 CLOCK (1) GP0 0 DATA Note 1: GP0 and GP1 apply to PIC12F629/675 only. For PIC16F630/676, use RA0 and RA1, respectively. © 2005 Microchip Technology Inc. PIC12F629/675/PIC16F630/676 ...

Page 10

... PIC12F629/675/PIC16F630/676 2.3.1.8 Begin Programming (Externally Timed) A Load command must be given before every Begin Programming command. Programming of the appropriate memory (user program memory or data memory) will begin after this command is received and decoded. Programming requires (T 2) time and is terminated PROG using an End Programming command (see Figure 2-11). ...

Page 11

... ID locations will be erased. FIGURE 2-12: BULK ERASE PROGRAM MEMORY COMMAND 1 (1) GP1 CLOCK (1) GP0 1 DATA T 1 SET Note 1: GP0 and GP1 apply to PIC12F629/675 only. For PIC16F630/676, use RA0 and RA1, respectively. © 2005 Microchip Technology Inc. PIC12F629/675/PIC16F630/676 programming ...

Page 12

... PIC12F629/ DD 675/PIC16F630/676 devices and 2.0V to 5.5V V for PIC16F630-ICD device. DD FIGURE 2-13: BULK ERASE DATA MEMORY COMMAND 1 (1) GP1 CLOCK (1) GP0 1 DATA Note 1: GP0 and GP1 apply to PIC12F629/675 only. For PIC16F630/676, use RA0 and RA1, respectively. DS41191D-page SET T 1 HLD ...

Page 13

... FIGURE 2-14: PROGRAM FLOWCHART – PIC12F629/675/PIC16F630/676 PROGRAM MEMORY Start Read and Save OSCCAL value No Report OSCCAL RETLW Instruction Correct? Yes Read and Save Band Gap Cal. Value Bulk Erase Device Program Cycle Read Data from Program Memory No Data Correct? Yes No All Locations ...

Page 14

... PIC12F629/675/PIC16F630/676 FIGURE 2-15: PROGRAM FLOWCHART – PIC12F629/675/PIC16F630/676 CONFIGURATION MEMORY Configuration Program Cycle Read Data Command Data Correct? Increment Address Command No Address = 0x2004? DS41191D-page 14 Start Load Data Report No Programming Failure Yes Increment Yes Address Command Increment Address Command Increment Address Command Set Bits 12 and ...

Page 15

... FIGURE 2-16: PROGRAM FLOWCHART – PIC12F629/675/PIC16F630/676 DATA MEMORY Start Program Cycle Read Data from Data Memory Data Correct? Yes Increment No All Locations Address Done? Command Yes Done © 2005 Microchip Technology Inc. PIC12F629/675/PIC16F630/676 Programming Command (Internally timed) Report No Programming Wait T Failure ...

Page 16

... PIC12F629/675/PIC16F630/676 FIGURE 2-17: PROGRAM FLOWCHART – PIC12F629/675/PIC16F630/676 ERASE FLASH MEMORY DS41191D-page 16 Start Read and Save OSCCAL Value No Report OSCCAL RETLW Instruction Instruction Error Correct? Yes Read and Save Band Gap Cal. Value Bulk Erase Device Program OSCCAL Program Band Gap Cal. ...

Page 17

... Note 1: Enabling Brown-out Detect Reset Enable does not automatically enable the Power-up Timer Enable (PWRTE). 2: The Band Gap Calibration bits must be read and preserved, then replaced by the user during any bulk erase operation. 3: GP4 and GP5 apply to PIC12F629/675 only. For PIC16F630/676, use RA4 and RA5, respectively. Legend Readable bit ...

Page 18

... Device ID Word The device ID word for each device is located at 2006h. TABLE 3-1: DEVICE ID VALUES Device ID Value Device Dev PIC12F629 00 1111 100 PIC12F675 00 1111 110 PIC16F630 01 0000 110 PIC16F676 01 0000 111 DS41191D-page 18 Rev x xxxx x xxxx x xxxx x xxxx © 2005 Microchip Technology Inc. ...

Page 19

... Similarly, while saving a hex file, Configuration Word and ID information must be included. An option to not include this information may be provided. Specifically for the PIC12F629/675/PIC16F630/676, the EEPROM data memory should also be embedded in the hex file (see Section 4.3.2 “Embedding Data EEPROM Contents In Hex File”). ...

Page 20

... CHECKSUM Checksum is calculated by reading the contents of the PIC12F629/675/PIC16F630/676 memory locations and adding up the opcodes to the maximum user addressable location (e.g., 0x3FE for the PIC12F629/ 675/PIC16F630/676). Any carry bits exceeding 16 bits are neglected. Finally, the Configuration (appropriately masked) is added to the checksum. ...

Page 21

... T ≤ +85°C A 4.5V ≤ V ≤ 5.5V DD Units Conditions/Comments V PIC16F630-ICD V PIC12F629/675, PIC16F630/676 μs μ μ μs μ Data Memory ms Program Memory 10°C ≤ T ≤ +40° Program Memory μs DS41191D-page 21 ...

Page 22

... PIC12F629/675/PIC16F630/676 NOTES: DS41191D-page 22 © 2005 Microchip Technology Inc. ...

Page 23

... PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance and WiperLock are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...

Page 24

... Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2005 Microchip Technology Inc. EUROPE Austria - Weis Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...