ATMEGA48P-20AU Atmel, ATMEGA48P-20AU Datasheet - Page 252

• Manufacturer Part Number: ATMEGA48P-20AU
• Description: MCU AVR 4K ISP FLSH 20MHZ 32TQFP
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA48P-20AU

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 23
• Program Memory Size: 4KB (2K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 256 x 8
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-TQFP, 32-VQFP
• Processor Series: ATMEGA48x
• Core: AVR8
• Data Bus Width: 8 bit
• Data Ram Size: 512 B
• Interface Type: I2C/SPI/USART
• Maximum Clock Frequency: 20 MHz
• Number Of Programmable I/os: 23
• Number Of Timers: 3
• Operating Supply Voltage: 2.7 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR, EWAVR-BL
• Development Tools By Supplier: ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8-ch x 10-bit
• Package: 32TQFP
• Device Core: AVR
• Family Name: ATmega
• Maximum Speed: 20 MHz
• For Use With: ATSTK600-TQFP32 - STK600 SOCKET/ADAPTER 32-TQFPATSTK600 - DEV KIT FOR AVR/AVR32770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAG770-1005 - ISP 4PORT FOR ATMEL AVR MCU JTAG770-1004 - ISP 4PORT FOR ATMEL AVR MCU SPIATAVRDRAGON - KIT DRAGON 32KB FLASH MEM AVRATAVRISP2 - PROGRAMMER AVR IN SYSTEMATJTAGICE2 - AVR ON-CHIP D-BUG SYSTEM
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

8025L–AVR–7/10
In Free Running mode, a new conversion will be started immediately after the conversion com-
pletes, while ADSC remains high. For a summary of conversion times, see
253.
Figure 23-4. ADC Timing Diagram, First Conversion (Single Conversion Mode)
Figure 23-5. ADC Timing Diagram, Single Conversion
Figure 23-6. ADC Timing Diagram, Auto Triggered Conversion
Cycle Number
ADC Clock
Trigger
Source
ADATE
ADIF
ADCH
ADCL
Cycle Number
ADC Clock
ADSC
ADIF
ADCH
ADCL
Cycle Number
ADC Clock
ADEN
ADSC
ADIF
ADCH
ADCL
Prescaler
Reset
1
1
2
MUX and REFS
Update
MUX and REFS
Update
1
2
MUX and REFS
Update
12
2
3
13
Sample & Hold
3
4
Sample &
Hold
14
4
5
15
5
6
Sample & Hold
16
6
First Conversion
17
7
One Conversion
18
7
8
One Conversion
19
8
9
ATmega48P/88P/168P
20
9
10
Conversion
Complete
21
10
Conversion
11
Complete
22
Conversion
Complete
11
23
12
24
12
13
25
13
Sign and MSB of Result
Sign and MSB of Result
LSB of Result
Table 23-1 on page
Next Conversion
Sign and MSB of Result
1
Next
Conversion
1
LSB of Result
LSB of Result
2
2
MUX and REFS
Update
Next Conversion
MUX and REFS
Update
1
Prescaler
Reset
3
3
2
252