PIC18F4420-I/PT Microchip Technology, PIC18F4420-I/PT Datasheet
![IC MCU FLASH 8KX16 44TQFP](/photos/6/82/68251/c04-076_pt_sml.jpg)
PIC18F4420-I/PT
Specifications of PIC18F4420-I/PT
Available stocks
Related parts for PIC18F4420-I/PT
PIC18F4420-I/PT Summary of contents
Page 1
... PIC18F2420/2520/4420/4520 devices with these Device/Revision IDs: Part Number Device ID PIC18F2420 0001 0001 010 PIC18F2520 0001 0001 000 PIC18F4420 0001 0000 110 PIC18F4520 0001 0000 100 The Device IDs (DEVID1 and DEVID2) are located at addresses 3FFFFEh:3FFFFFh in configuration space. They are shown in binary in the format “ ...
Page 2
... Wait for the system to become idle before setting the RCEN bit. This requires a check for the following bits to be clear: ACKEN, RCEN, PEN, RSEN and SEN. Date Codes that pertain to this issue: All engineering and production devices. © 2008 Microchip Technology Inc. ...
Page 3
... Work around None. Date Codes that pertain to this issue: All engineering and production devices. © 2008 Microchip Technology Inc. PIC18F2420/2520/4420/4520 9. Module: ECCP and CCP The CCP1 and CCP2 configured for PWM mode, with 1:1 Timer2 prescaler and duty cycle set to the period minus 1, may result in the PWM output(s) remaining at a logic low level ...
Page 4
... This may generate unexpected short pulses on the modulated outputs. bits Work around Disable the PWM or set duty cycle to zero prior to and switching directions. Date Codes that pertain to this issue: All engineering and production devices. words the © 2008 Microchip Technology Inc. ...
Page 5
... BORV1:BORV0 = 11 N/A 2.05 N/A Work around Use the next higher BOD voltage setting to ensure a low V is detected above 2.0V. DD Date Codes that pertain to this issue: All engineering and production devices. © 2008 Microchip Technology Inc. PIC18F2420/2520/4420/4520 + and V - REF REF PIC18LFX42X/X52X (INDUSTRIAL) Min ...
Page 6
... TMR1H/TMR3H was written. Work around Two work arounds are available: 1) Stop Timer1/ Timer3 before writing the registers; 2) Write TMR1L/TMR3L immediately after writing TMR1H/TMR3H. Date Codes that pertain to this issue: All engineering and production devices. © 2008 Microchip Technology Inc. TMR1H/TMR3H ...
Page 7
... Foo call : ; insert high priority ISR code here : RETFIE FAST © 2008 Microchip Technology Inc. PIC18F2420/2520/4420/4520 Work around 1. Assembly Language Programming any two-cycle instruction is used to modify the WREG, BSR or STATUS register, do not use the RETFIE FAST instruction to return from the interrupt ...
Page 8
... RETFIE FAST instruction. If the proper high priority interrupt bit is set in the IPRx register, then the interrupt is treated as high priority in spite of the pragma interruptlow directive. C18 C Compiler, The code segment shown in Example 3 demonstrates the work around using the C18 This compiler: © 2008 Microchip Technology Inc. ...
Page 9
... still set, the slave should read SSPBUF and clear SSPOV. Discard the data from SSPBUF. Date Codes that pertain to this issue: All engineering and production devices. © 2008 Microchip Technology Inc. PIC18F2420/2520/4420/4520 28. Module: MSSP Master mode, the BRG value of ‘0’ may not work correctly ...
Page 10
... Set up the timer to overflow at the end of the Stop bit, then start the timer when you load the TXREG. Do not load the TXREG when timer is about to overflow. Date Codes that pertain to this issue: All engineering and production devices. © 2008 Microchip Technology Inc. ...
Page 11
... Poll the WUE bit and read RCREG after the WUE bit is automatically cleared. Date Codes that pertain to this issue: All engineering and production devices. © 2008 Microchip Technology Inc. PIC18F2420/2520/4420/4520 37. Module: MSSP The MSSP configured in SPI Slave mode will generate a write collision if SSPBUF is updated and ...
Page 12
... Work around Select the AD clock source and avoid selecting OSC OSC OSC RC. OSC Date Codes that pertain to this issue: All engineering and production devices. © 2008 Microchip Technology Inc. or OSC , OSC OSC ...
Page 13
... Change the 7-bit slave address in SSPADD to an address in the range of 0x08 to 0x77. • Use Revision B silicon This version of silicon removes this issue’s addressing restrictions. Date Codes that pertain to this issue: All engineering and production devices. © 2008 Microchip Technology Inc. PIC18F2420/2520/4420/4520 Slave mode DS80209H-page 13 ...
Page 14
... Removed previous issue 33 (Timer1 – Asynchronous Counter). Added issues 33-36 (EUSART), 37-40 (MSSP), 41 (Timer1) and 42 (Reset). Rev F Document (3/2007) Revised issue 27 (MSSP). Rev G Document (6/2007) Added silicon issue 43 (10-Bit Analog-to-Digital Converter). Rev H Document (1/2008) 2 Added silicon issue 44 (MSSP – Slave). DS80209H-page 14 © 2008 Microchip Technology Inc. ...
Page 15
... PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 16
... Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2008 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...