AT89C5122D-PSTUM Atmel, AT89C5122D-PSTUM Datasheet - Page 106
![IC 8051 MCU FLASH 32K 64QFN](/photos/12/13/121326/313-64-qfn_sml.jpg)
AT89C5122D-PSTUM
Manufacturer Part Number
AT89C5122D-PSTUM
Description
IC 8051 MCU FLASH 32K 64QFN
Manufacturer
Atmel
Series
89Cr
Datasheet
1.AT89C5122D-PSTUM.pdf
(208 pages)
Specifications of AT89C5122D-PSTUM
Core Processor
8051
Core Size
8-Bit
Speed
48MHz
Connectivity
SmartCard, SPI, UART/USART, USB
Peripherals
LED, POR, WDT
Number Of I /o
46
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-QFN
For Use With
AT89STK-10 - KIT EVAL APPL MASS STORAGEAT89STK-03 - KIT STARTER FOR MCU AT8XC5122/23
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
- Current page: 106 of 208
- Download datasheet (3Mb)
Isochronous
Transactions
Isochronous OUT
Transactions in Standard
Mode
Isochronous OUT
Transactions in Ping-pong
Mode
106
AT83R5122, AT8xC5122/23
An endpoint should be first enabled and configured before being able to receive Isochro-
nous packets.
When an OUT packet is received on an endpoint, the RXOUTB0 bit is set by the USB
controller. This triggers an interrupt if enabled. The firmware has to select the corre-
sponding endpoint, store the number of data bytes by reading the UBYCTX register. If
the received packet is a ZLP (Zero Length Packet), the UBYCTX register value is equal
to 0 and no data has to be read.
The STLCRC bit in the UEPSTAX register is set by the USB controller if the packet
stored in FIFO has a corrupted CRC. This bit is updated after each new packet receipt.
When all the endpoint FIFO bytes have been read, the firmware should clear the
RXOUTB0 bit to allow the USB controller to store the next OUT packet data into the
endpoint FIFO. Until the RXOUTB0 bit has been cleared by the firmware, the data sent
by the Host at each OUT transaction will be lost.
If the RXOUTB0 bit is cleared while the Host is sending data, the USB controller will
store only the remaining bytes into the FIFO.
If the Host sends more bytes than supported by the endpoint FIFO, the overflow data
won’t be stored, but the USB controller will consider that the packet is valid if the CRC is
correct.
An endpoint should be first enabled and configured before being able to receive Isochro-
nous packets.
When a OUT packet is received on the endpoint bank 0, the RXOUTB0 bit is set by the
USB controller. This triggers an interrupt if enabled. The firmware has to select the cor-
responding endpoint, store the number of data bytes by reading the UBYCTX register. If
the received packet is a ZLP (Zero Length Packet), the UBYCTX register value is equal
to 0 and no data has to be read.
The STLCRC bit in the UEPSTAX register is set by the USB controller if the packet
stored in FIFO has a corrupted CRC. This bit is updated after each new packet receipt.
When all the endpoint FIFO bytes have been read, the firmware should clear the
RXOUB0 bit to allow the USB controller to store the next OUT packet data into the end-
point FIFO bank 0. This action switches the endpoint bank 0 and 1. Until the RXOUTB0
bit has been cleared by the firmware, the data sent by the Host on the bank 0 endpoint
FIFO will be lost.
If the RXOUTB0 bit is cleared while the Host is sending data on the endpoint bank 0, the
USB controller will store only the remaining bytes into the FIFO.
When a new OUT packet is received on the endpoint bank 1, the RXOUTB1 bit is set by
the USB controller. This triggers an interrupt if enabled. The firmware empties the
bank 1 endpoint FIFO before clearing the RXOUTB1 bit. Until the RXOUTB1 bit has
been cleared by the firmware, the data sent by the Host on the bank 1 endpoint FIFO
will be lost.
The RXOUTB0 and RXOUTB1 bits are alternatively set by the USB controller at each
new packet receipt.
The firmware has to clear one of these two bits after having read all the data FIFO to
allow a new packet to be stored in the corresponding bank.
4202F–SCR–07/2008
Related parts for AT89C5122D-PSTUM
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![AT89C5122D-RDRUM](/photos/6/81/68127/313-64-vqfp_tmb.jpg)
Part Number:
Description:
IC 8051 MCU 32K CRAM USB 64-VQFP
Manufacturer:
Atmel
Datasheet:
![AT89C5122D-RDVIM](/photos/6/81/68127/313-64-vqfp_tmb.jpg)
Part Number:
Description:
IC 8051 MCU W/SMART CARD 64VQFP
Manufacturer:
Atmel
Datasheet:
![AT89C5122D-RDTUM](/photos/6/81/68127/313-64-vqfp_tmb.jpg)
Part Number:
Description:
IC 8051 MCU FLASH 32K 64VQFP
Manufacturer:
Atmel
Datasheet:
![AT89C5122D-RDRIM](/photos/6/81/68127/313-64-vqfp_tmb.jpg)
Part Number:
Description:
IC MCU 80C51 W/SMART CARD 64VQFP
Manufacturer:
Atmel
Datasheet:
![AT89C5122D-SISUM](/photos/6/70/67044/453-28-plcc_tmb.jpg)
Part Number:
Description:
IC 8051 MCU FLASH 32K 28PLCC
Manufacturer:
Atmel
Datasheet:
![AT89C5122](/images/no-image3.png)
Part Number:
Description:
MICROCONTROLLER WITH USB AND SMART CARD READER INTERFACES
Manufacturer:
ATMEL [ATMEL Corporation]
Datasheet:
![AT89STK-03](/photos/9/7/90787/at89stk-03_tmb.jpg)
Part Number:
Description:
KIT STARTER FOR MCU AT8XC5122/23
Manufacturer:
Atmel
Datasheet:
![AT89C51-24AC](/photos/6/70/67042/313-44-tqfp_tmb.jpg)
Part Number:
Description:
IC MICRO CTRL 24MHZ 44TQFP
Manufacturer:
Atmel
Datasheet:
![AT89C51-24JC](/photos/6/70/67043/453-44-plcc_tmb.jpg)
Part Number:
Description:
IC MICRO CTRL 24MHZ 44PLCC
Manufacturer:
Atmel
Datasheet:
![AT89C51-24JI](/photos/6/70/67043/453-44-plcc_tmb.jpg)
Part Number:
Description:
IC MICRO CTRL 24MHZ 44PLCC
Manufacturer:
Atmel
Datasheet:
![AT89C51-24PC](/photos/6/70/67049/453-40-dip_tmb.jpg)
Part Number:
Description:
IC MICRO CTRL 24MHZ 40DIP
Manufacturer:
Atmel
Datasheet: