Z16F6411AL20SG Zilog, Z16F6411AL20SG Datasheet - Page 236
Z16F6411AL20SG
Manufacturer Part Number
Z16F6411AL20SG
Description
IC ZNEO MCU FLASH 64K 100LQFP
Manufacturer
Zilog
Series
Encore!® ZNEOr
Datasheet
1.Z16F2800100ZCOG.pdf
(388 pages)
Specifications of Z16F6411AL20SG
Core Processor
ZNEO
Core Size
16-Bit
Speed
20MHz
Connectivity
EBI/EMI, I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number Of I /o
76
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
0°C ~ 70°C
Package / Case
100-LQFP
Processor Series
Z16F6x
Core
Zneo
Data Bus Width
16 bit
Data Ram Size
4 B
Interface Type
ESPI, I2C, UART
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
76
Number Of Timers
4
Operating Supply Voltage
2.7 V to 3.6 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Development Tools By Supplier
Z16F2800100ZCOG
Minimum Operating Temperature
0 C
On-chip Adc
10 bit, 12 Channel
For Use With
770-1003 - ISP 4PORT FOR ZILOG ZNEO MCU269-4537 - DEV KIT FOR Z16F ZNEO
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Details
Other names
269-4570
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 236 of 388
- Download datasheet (22Mb)
PS022008-0810
Figure 49. Data Transfer Format - Slave Transmit Transaction with 7-bit Address
2. The Master initiates a transfer by sending the first address byte. The I
3. The Master sends the second address byte. The Slave mode I
4. Software responds to the interrupt by reading the I2CISTAT register, which clears the
5. The Master detects the Acknowledge and sends the first byte of data.
6. The I
7. Software responds by reading the I2CISTAT register, finding the
8. The Master and Slave loops on steps 5–7 until the Master detects a Not Acknowledge
9. The Master sends the STOP or RESTART signal on the bus. Either of these signals
Slave Transmit Transaction with 7-bit Address
The data transfer format for a Master reading data from a Slave in 7-bit address mode is
shown in
operating as a Slave in 7-bit addressing mode, transmitting data to the bus Master.
S
recognizes the start of a 10-bit address with a match to
bit = 0 (write from Master to Slave). The I
it is available to accept the transaction.
address match between the second address byte and
I2CISTAT register is set = 1, causing an interrupt. The
write to the Slave. The I
accept the data.
SAM
data is received. If software is only able to accept a single byte it sets the
I2CCTL register.
Acknowledge, depending on the state of the
controller generates the receive data interrupt by setting the
register.
then reading the I2CDATA register, which clears the
only one more data byte, it sets the
instruction or runs out of data to send.
cause the I
register). When the Slave receive data from the Master, software takes no action in
response to the Stop interrupt other than reading the I2CISTAT register, clearing the
STOP bit.
bit. When
2
Figure
C controller receives the first byte and responds with Acknowledge or Not
2
C Controller to assert the Stop interrupt (STOP bit = 1 in the I2CISTAT
Address
49. The following procedure describes the I
Slave
RD
= 0, no immediate action is taken by software until the first byte of
P R E L I M I N A R Y
2
C Controller Acknowledges, indicating it is available to
R=1
NAK
A
bit in the I2CCTL register.
2
C Controller acknowledges, indicating that
NAK
Data
bit in the I2CCTL register. The I
SLA
RDRF
RD
SLA
A
[7:0]. The
2
C Master/Slave Controller
bit is set = 0, indicating a
I
2
bit. If software accepts
[9:8] and detects the R/W
RDRF
C Master/Slave Controller
Product Specification
2
C Controller detects an
ZNEO
Data
RDRF
bit in the I2CISTAT
SAM
2
C Controller
bit = 1 and
bit in the
Z16F Series
NAK
A
bit in the
P/S
2
C
220
Related parts for Z16F6411AL20SG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Zilog, Inc.
Datasheet: